ELF>@@HHǰHPH9u<w"HBHPH9t* tvރ uHHt9$u1@fFff.@ATUSH6H%=tu86HA%9uLH߾D[]A\H{LgPMt^HLHH 땐H{HoPHuH/HHHH {L'AUATAUSHHHPFH H@HHaH!At;9t4H{LgPMuL'HLHH E1`H!A9uH߾D[]A\A]H{HoPHuH/HHHH ff.SHHH1[ff.HHHPFH H@HpHHHPFH H@HpHHHPFH H@HpAWAAVLAUAATAUASEHHeH%(HD$1HL$H&LD$D$$uEtg$@t EHHHHDHtHHD$eH+%(ugHH[]A\A]A^A_IHHtHsHD$eH+%(u*HH1[]A\A]A^A_Iff.@1DfF~ k1d@AWAVAUATIUS@t96L6LE1?6L%=6LA¾6L AL$t_H,HߺHHHN1I9@AO6L%D9u[L]A\A]A^A_L6LMtI|$DHf.UHSHHHHHHHCt H1[]KHH1[]7AWHAVAUE1ATAUHSHHHHRHHHA@EDaHD!D9`HA AD`H!D HH$$taK6LHILN1H9$AO߾aHD!A9uHHタ[]A\A]A^A_H`HHtH}DH@VH6ff.VH61nff.HHvHRAHHpFEHHtATLU) SHLHjAA H LXu []A\H{H_PHuHHHHH []A\ATLUHSHLHLHHHCtUHuH1[]A\HfAWAVAUATUHSHHT$HHHJDjH0ELfEH@IHDDt B D~LALADEDDHjADHDLA^Et@HEHHPEH H@HLHtHs1H|$t5H[]A\A]A^A_HX[]A\A]A^A_H{H_PHuHHHHH ff.ATUHSHDP HHDHHXH[]A\fUHSHHHHH8H[]ATUHSHUHuH߹H H!!HLH8LL!HXH[!]A\fAVAUATIUHS1 HuL!L!HLH8LL!HXL!AT$[HI4$]1A\A]A^HgfATUHSHHH1ҾHHXHHHA1jA@HHAXEtIHHtHsH1H{H_PHt%HHH []A\HATUHSHHHHHXHHAAHj@@HHAXEtIHHtHsH1H{H_PHt%HHH []A\H֐AUATUHSHfx HPFH H@HX LLH޺LH8LL%HXL[] A\A]x@s eff.ATUHSHfx HPFH H@HXv]~h LLH޺HH8L[]A\@ fAUATUHSHFHqHH@LHIX~Hfx  LLH޺LH8LL HXL[]XA\A]x@s eHg6fAWAVIAUATUHSH(HHL:HPFLH@IXH@BHD$ HLt$ D$HD$ D$HL$H9ȹLD$EoHDHDHH8DHADd$TE/HE1DHDHH8DHAEoDd$HADHDHH8DHADd$EOAEEE EEw HDHDHH8DHADl$txDLt$ ׉уAIHrAVLHRHILHtHuPW1QHHH([]A\A]A^A_E|$Lt$O$6LLIMOLd$EwHDHDHH8DHA1Dl$A Lt$ D1@AWAVAUATIUSHHHHHJH(FH1H@HrDhmLLLII8H<$CL-H<$!IXLLHH[]A\A]A^A_7@ofAUATLUHSHp LX,H޺HH8LAEx 1LHp LX,X4+X0H޺HH8Ly []A\A][L]A\A]fDF~SHHH1[AWAVAULATUHSHHHHHJzL FH1H@HDpEd$LDLDII8H<$C 6H<$D IXDL1HHCHEPh@@H[]A\A]A^A_fx AFvAF)0dL0dLII8H<$0dH<$̀IX0dL1H4fx AvvAvHHEPh@L@H@H[]A\A]A^A_SATLUUSHLUHHH8UL@t [1]A\LUUHHH8LU[]A\ff.AWAVAUA`ATLU1SH HHp @,F<(LDHDHH8DLAA@0DHp LB,ADDHHHXDLA=Hp Lh,bLMI8LL%IXLeLHeHHXeLLH1ҾHHXL $`LHHiMb$`HHHXH&$`LHHHH t[]A\A]A^A_HHHðHHhH9u+HEHhH9tuHHEHhH9uLL[]A\A]A^A_H{HoPHuH/HHHH D`LDHDHH8DLAE`A0(SH^H[uDSVHH6H[>ff.AWAVAUATAUS@H҅(UHHUHH8UHAf` H3w,% EAA A @EE!HtHvEE1H8A9tH;HtHDHUHD!E1HA DUE1HHXUHLUHAHDUHHXUHAdt\1AžUHHUHH8UH߉A9oAEAuA~DH;HtHDHH3HtHvEEH1E!D8[]A\A]A^A_A Y=tA!HHxHoPHuH/HHHH @ff.@AULATUSHp HLh,HHH8LA1Ex []A\A]Hp Lh,h4+h0HHH8L[]A\A]DAWAVAULATUHLSHHHL"HPFH E<$H@HDHHDHH8DLADuH[]A\A]A^A_E|$LDHDHH8DLD$D$tQE$$LD!DDڹHHHXDLH[]A\A]A^A_E|$ LD$DHDT$HHXDLcff.AWAVAUATUHSHH0VH6eH%(HD$(1display), struct drm_i915_private *: (&((struct drm_i915_private *)(dev_priv))->display), const struct intel_display *: (dev_priv), struct intel_display *: (dev_priv)), ((const i915_reg_t){ .reg = (0x42000) }), (1 << (27 - (pg))), 1))drm_WARN_ON(!timeout_expected)pica power well disable timeout %s %s: [drm] Power well PICA timeout when disabledpica power well enable timeout %s %s: [drm] Power well PICA timeout when enabled%s forced on (bios:%d driver:%d kvmr:%d debug:%d) drm_WARN_ON((&_Generic(dev_priv, const struct drm_i915_private *: (&((const struct drm_i915_private *)(dev_priv))->display), struct drm_i915_private *: (&((struct drm_i915_private *)(dev_priv))->display), const struct intel_display *: (dev_priv), struct intel_display *: (dev_priv))->info.__runtime_info)->rawclk_freq == 0)drm_WARN_ON_ONCE(state & ~power_domains->allowed_dc_mask)Setting DC state from %02x to %02x [drm] *ERROR* DC state mismatch (0x%x -> 0x%x) [drm] *ERROR* Writing dc state to 0x%x failed, now 0x%x Rewrote dc state to 0x%x %d times [drm] Timeout waiting TC uC health %s %s: [drm] Power well %d not defined for this platform [drm] *ERROR* Unexpected PHY_STATUS 0x%08x, expected 0x%08x (PHY_CONTROL=0x%08x) drm_WARN_ON_ONCE(id != VLV_DISP_PW_DPIO_CMN_BC && id != CHV_DISP_PW_DPIO_CMN_D)Disabled DPIO PHY%d (PHY_CONTROL=0x%08x) [drm] *ERROR* Display PHY %d is not power up Enabled DPIO PHY%d (PHY_CONTROL=0x%08x) %s %s: [drm] Use count on power well %s is already zeroResetting DC state tracking from %02x to %02x %s %s: [drm] Power wells above platform's DC5 limit still enabled. %s %s: [drm] DC5 already programmed to be enabled. Device suspended during HW access ./drivers/gpu/drm/i915/intel_runtime_pm.hRPM wakelock ref not held during HW access %s %s: [drm] Utility pin enabled in PWM mode %s %s: [drm] DC6 already programmed to be enabled. %s %s: [drm] DC9 already programmed to be enabled. %s %s: [drm] DC5 still not disabled to enable DC9. %s %s: [drm] Power well 2 on. %s %s: [drm] Interrupts not disabled yet. %s %s: [drm] DC5 still not disabled. drm_WARN_ON(intel_cdclk_clock_changed(&display->cdclk.hw, &cdclk_config))%s %s: [drm] Unexpected DBuf power power state (0x%08x, expected 0x%08x) Power gating DPIO PHY%d CH%d (DPIO_PHY_CONTROL=0x%08x) Power gating DPIO PHY%d CH%d lanes 0x%x (PHY_CONTROL=0x%08x) %s %s: [drm] Unexpected DPIO lane power down: all %d, any %d. Expected: all %d, any %d. (0x%x = 0x%08x) %s %s: [drm] %sdrm_WARN_ON(ctrl != state)unTC cold %sblock succeeded %s power well enable timeout failedsucceededTC cold block %s enabling %s disabling %s RPM raw-wakeref not held Enabling DC5 Enabling DC6 Enabling DC3CO Enabling DC9 Disabling DC9 Disabling DC3CO     S  t g   \   l t | . * K P m b e i }    A PTTT\T@TDTLTTTT Ti915.import_ns=PWMGCC: (Debian 12.2.0-14) 12.2.0GNU\3 Pr$0) p)))H!\0 PpFi<4 K0 jP ? ` n e` ^ _@ : Zy'D0bx`0`"`"4@#K$f&,.1|`3 2 DUfw0?    F.F0^r` ,>Vj|  3 H ^ p         # C T k        4 G Q i -{   6d 6_ 7: P7 7  8( P8 K p8#o 8 8"  9 @9 `9 0: `: ! 5  =D Z ?]i |  @B, C    .HF ]hG(@(((1(H@(`(|((@((((@(/(Mintel_display_power_well.caux_ch_to_digital_porti9xx_power_well_sync_hw_noopi9xx_always_on_power_well_enabledtgl_tc_cold_off_power_well_is_enabledchv_pipe_power_well_enabledvlv_power_well_enabledi830_pipes_power_well_disablebxt_dpio_cmn_power_well_enabledbxt_dpio_cmn_power_well_disablebxt_dpio_cmn_power_well_enabletgl_tc_cold_requesttgl_tc_cold_off_power_well_disabletgl_tc_cold_off_power_well_enabletgl_tc_cold_off_power_well_sync_hwchv_set_pipe_power_well.constprop.0chv_pipe_power_well_disablevlv_set_power_well.isra.0vlv_power_well_enablevlv_power_well_disablei9xx_always_on_power_well_noopicl_aux_pw_to_phy.isra.0gen9_wait_for_power_well_fusesvlv_display_power_well_disablehsw_wait_for_power_well_enablechv_pipe_power_well_sync_hwxe2lpd_pica_power_well_enabledvlv_dpio_cmn_power_well_enablevlv_dpio_cmn_power_well_disablexe2lpd_pica_power_well_disablexe2lpd_pica_power_well_enablexelpdp_aux_power_well_disablexelpdp_aux_power_well_enabledxelpdp_aux_power_well_enablehsw_wait_for_power_well_disablehsw_power_well_disablei830_pipes_power_well_enablei830_pipes_power_well_sync_hwhsw_power_well_enablegen9_dc_off_power_well_enabledvlv_display_power_well_initchv_pipe_power_well_enablevlv_display_power_well_enablegen9_set_dc_state.part.0__already_done.6i830_pipes_power_well_enabledhsw_power_well_sync_hwicl_aux_power_well_disableicl_aux_power_well_enablehsw_power_well_enabledassert_chv_phy_statuschv_dpio_cmn_power_well_disable__already_done.0chv_dpio_cmn_power_well_enable__already_done.1__already_done.15__already_done.14__already_done.13__already_done.4__already_done.5__already_done.3__already_done.2gen9_dc_off_power_well_disable__already_done.9__already_done.12__already_done.11__already_done.10__already_done.8__already_done.7gen9_dc_off_power_well_enableicl_ddi_power_well_regsicl_aux_power_well_regshsw_power_well_regs__UNIQUE_ID_import_ns958__UNIQUE_ID___addressable___SCK__might_resched29.16.LC2.LC42__x86_return_thunkvlv_iosf_sb_getvlv_punit_readvlv_iosf_sb_putdev_driver_string__warn_printki830_disable_pipebxt_dpio_phy_is_enabledbxt_dpio_phy_uninitbxt_dpio_phy_initsnb_pcode_readmsleep_dev_err__drm_dev_dbg__stack_chk_failvlv_punit_writektime_get_raw__SCT__might_reschedusleep_range_state_raw_spin_lock_irqvalleyview_disable_display_irqs_raw_spin_unlock_irqintel_synchronize_irqvlv_pps_reset_allintel_hpd_poll_enableintel_encoder_to_phyintel_dmc_wl_get__intel_wait_for_registerintel_dmc_wl_put__x86_indirect_thunk_rax__const_udelayassert_pll_disabledintel_phy_is_tcgen8_irq_power_well_pre_disablei830_enable_pipeintel_vga_reset_io_memgen8_irq_power_well_post_enablevalleyview_enable_display_irqsintel_hpd_initintel_hpd_poll_disableintel_crt_resetintel_vga_redisable_power_onintel_pps_unlock_regs_waintel_tc_cold_requires_aux_pwintel_dkl_phy_read_dev_warnsnb_pcode_write_timeoutlookup_power_wellvlv_dpio_readvlv_dpio_writeintel_power_well_enableintel_power_well_disableintel_power_well_sync_hwintel_power_well_getintel_power_well_putintel_power_well_is_enabledintel_power_well_is_enabled_cachedintel_display_power_well_is_enabledintel_power_well_is_always_onintel_power_well_nameintel_power_well_domainsintel_power_well_refcountgen9_sanitize_dc_stategen9_set_dc_stategen9_enable_dc5assert_dmc_loadedintel_dmc_wl_enableskl_enable_dc6intel_dmc_has_payloadbxt_enable_dc9intel_irqs_enabledbxt_pps_reset_allbxt_disable_dc9gen9_disable_dc_statesintel_dmc_wl_disableintel_cdclk_get_cdclkintel_cdclk_clock_changedintel_enabled_dbuf_slices_maskintel_combo_phy_initbxt_dpio_phy_verify_statechv_phy_powergate_chmutex_lock__x86_indirect_thunk_r8mutex_unlockchv_phy_powergate_lanesvlv_dig_port_to_phyvlv_dig_port_to_channelxe2lpd_pica_power_well_opsxelpdp_aux_power_well_opstgl_tc_cold_off_opsicl_ddi_power_well_opsicl_aux_power_well_opsvlv_dpio_power_well_opsvlv_dpio_cmn_power_well_opsvlv_display_power_well_opsbxt_dpio_cmn_power_well_opsgen9_dc_off_power_well_opshsw_power_well_opsi830_pipes_power_well_opschv_dpio_cmn_power_well_opschv_pipe_power_well_opsi9xx_always_on_power_well_ops__SCK__might_reschedTU3ULVkWr | XW  XT)UJWQ [ cXxUVW  XYK]n^z + ,  , / + aTUUTU!U>bCcOdjezcUU 8_fg$h,i8jYkTUUbc$d?eOciUU 8_ m n o" W) x3 ; Xy f g h i j kZ m n o J `! W( 2 : X m p m p oT q} m p p-mTprpormpomHnXoq }`W 8Xmp!o.m^nno p`W X4mXpupo*mKpWosm5pRp\ocd8campompomp%oTmvpo `0eTmvpom;pbplotmpou7mXpdoY6m\ppo m2pQp^ov m/p>o^mpo m,p:o[mpomppom<pIoVm|pompofxh%y4z`{u|W  Xmpompob g `  _ m p o m !p!o1!mQ!p`!o! !_!  !`!N!N"W" H(" 0"X"m"p"o"m #p#o#m#p#o#m $p$o5$mY$p$m$p$o%s%m%p&p&o"&mH&po&pz&o&a&sv'm'p'p'o(m5(pR(p](o)m3)p\)pm)o)m)p)p)oC*~*c*d*e*c+=+ H+m+p+p+,~Z,o,^x, h, y,`,^, o,a)-mK-pX-o-m-p-o].Wi. pq.X.. /p/m/p/or0p0m1n1oP1mq1p1o1 +2rF2mm2pz2o2 X2`2r2r2N3N%3W,3 63 >3X3q3m4n&4oE4 J4_W4Tg4~4444V4m5p5o85 =5`c5z55N5q5N5W5 5 5XD6 P6`e6p6 6`7p,7p7W7 7Xy8}9m9p9o9   :`::p:m:p:o;/; 9;`O;|;N ;N ; ;X;N ;N ; ;X;N;N; ( ;X$<mG<pg<pt<o<N<N<W< <X<N<N<W< P=X4=mT=pc=o=m=p=o== =`=%>mH>ph>pu>o>N>N>W> X >X>N>N>W?  ?XD?? ?`?m@p@o)@mI@pX@on@m@p@o@@ @`@ANAN/AW9A P AAXTANaAN{AWA  AXANANAWA  AXANAN BWB 0 BXMBbBmBpBoB B`BNBNCW C P CX%CN2CNICWSC  [CXCDD#DTDnDDD EEHE]E  lE`yEmEpEpEoEeFWF  F 'FXOFWbF  gFXvFaF*GmRG_GoG H G`GH;HQHHmHpHoH  H`1ITAIPIVITIIVpJWJ  JXaShSSSSXSSYUZ[\_`VV5 S l S SI S S e o+ S oSSehSveSsSuYSwQSSS}!S"S'#S#Sr$o(SL+,o~-SJ.S.S*1S1_p6S6p67Sb7S7S/8pY8S8p8S8S)9SH9Sn9S:SC:S <S>Sf?S ASB}DSGSIp (08 @`HPX `@h`pxp @  P  P  0   (08@ HPPXP"`0#h$p&x,-.1P3666@7p78@8`888909P9 :P:=  ?(?00B8pC@FHFPG\ 8g  $? ( ,> 048<@DH"L4"PN.Tu.X 3\B3`5d5h7l7p;t;x;|;;;<<<=>>>?AEAfAAAAA#BBC7C_CE+F5FkFDJJQ QhQ$(Q0@ 4Q<? @QHLQTXQ`dQl5"pQxv.|QC3Q5Q8Q;R;R;R<Q=Q>Q?QFAQA QAQ $B$Q,C0Q8`C<QD,FHQPlFTQ\J`Q   j  B  A    $ 7"( x., E30 54 88 ;< ;@ ;D <H =L >P ?T HAX A\ A` &Bd Ch bCl .Fp nFt J jk B $C (A ,B 048<@DH7"L8"Px.Ty.XE3\F3`5d5h8l8p;t;x;|;;;<<= =>>??HAIAAAAA&B'BCCbCcC.F/FnFoFJJ  HPX`pP0J@#,J0@#&$ ,HPX `@  `` p 0HPFX0?`J@#,`"`31 H` P0X`0 0 .symtab.strtab.shstrtab.rela.text.data.bss.rela__patchable_function_entries.rodata.str1.8.rodata.str1.1.rela.discard.instr_begin.rela__bug_table.rela.discard.reachable.rela.discard.instr_end.rela.rodata.data..once.modinfo.rela.discard.addressable.comment.note.GNU-stack.note.gnu.property @J@P:&J,J6JX1@оS2HM) b2qYvZq@ {[h@x \x@ []@`^ @bb0b@p08b Xb!Xb xbpS sb4