// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2013 Eukréa Electromatique <denis@eukrea.com>
 */

#include "imx51.dtsi"

/ {
	model = "Eukrea CPUIMX51";
	compatible = "eukrea,cpuimx51", "fsl,imx51";

	memory@90000000 {
		device_type = "memory";
		reg = <0x90000000 0x10000000>; /* 256M */
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec>;
	status = "okay";
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pcf8563@51 {
		compatible = "nxp,pcf8563";
		reg = <0x51>;
	};

	tsc2007: tsc2007@49 {
		compatible = "ti,tsc2007";
		gpios = <&gpio4 0 1>;
		interrupt-parent = <&gpio4>;
		interrupts = <0x0 0x8>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_tsc2007_1>;
		reg = <0x49>;
		ti,x-plate-ohms = <180>;
	};
};

&iomuxc {
	pinctrl_tsc2007_1: tsc2007-1-grp {
		fsl,pins = <
			MX51_PAD_GPIO_NAND__GPIO_NAND 0x1f5
			MX51_PAD_NANDF_D8__GPIO4_0 0x1f5
		>;
	};

	pinctrl_fec: fecgrp {
		fsl,pins = <
			MX51_PAD_DI_GP3__FEC_TX_ER		0x80000000
			MX51_PAD_DI2_PIN4__FEC_CRS		0x80000000
			MX51_PAD_DI2_PIN2__FEC_MDC		0x80000000
			MX51_PAD_DI2_PIN3__FEC_MDIO		0x80000000
			MX51_PAD_DI2_DISP_CLK__FEC_RDATA1	0x80000000
			MX51_PAD_DI_GP4__FEC_RDATA2		0x80000000
			MX51_PAD_DISP2_DAT0__FEC_RDATA3		0x80000000
			MX51_PAD_DISP2_DAT1__FEC_RX_ER		0x80000000
			MX51_PAD_DISP2_DAT6__FEC_TDATA1		0x80000000
			MX51_PAD_DISP2_DAT7__FEC_TDATA2		0x80000000
			MX51_PAD_DISP2_DAT8__FEC_TDATA3		0x80000000
			MX51_PAD_DISP2_DAT9__FEC_TX_EN		0x80000000
			MX51_PAD_DISP2_DAT10__FEC_COL		0x80000000
			MX51_PAD_DISP2_DAT11__FEC_RX_CLK	0x80000000
			MX51_PAD_DISP2_DAT12__FEC_RX_DV		0x80000000
			MX51_PAD_DISP2_DAT13__FEC_TX_CLK	0x80000000
			MX51_PAD_DISP2_DAT14__FEC_RDATA0	0x80000000
			MX51_PAD_DISP2_DAT15__FEC_TDATA0	0x80000000
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX51_PAD_SD2_CMD__I2C1_SCL		0x400001ed
			MX51_PAD_SD2_CLK__I2C1_SDA		0x400001ed
		>;
	};
};

&nfc {
	nand-bus-width = <8>;
	nand-ecc-mode = "hw";
	nand-on-flash-bbt;
	status = "okay";
};