ELF>@@/.HcHff.SeHH10HH/r'[11HH/s[f.IIHЃw HAHHIHMuI9s L)IILEIIIHhHHD$HD$I$0H$Lc1LHHT$LtAEH<$HcLI9}"AUЃvA#uIcI 11-111Ҿ1HƉ1LƉfDSHHH9t'HHt ftpH1[1 0C1)0&HǃHHǃ1[11)11 H¹ H 00H)HH 0d1Hƿ)P1Hƿ 뿐HHAWAVAUATUSHH?eHILLHcI,IEsPIuCeL=uuHhI׋H @L!HH 0CKHcH?wLHH#tHÃ?wH[]A\A]A^A_1HƉ믋HL zHtL$ L$L$ L$LDH 0-8HHH 01HƉ1LƉfDU HAWAVAUATISHHHt$8H\$@HeHH$x1HeLeHkE1H#D$8MHIP H#HH!HD$8>HD$87HD$80HD$8vUHH#D$8I HD$8 HD$4?IHD$(HcD$4Ht$(AM,HIHHT$ t HT$ tHHLILHD$ AlmLt8HD$@HD$ HD$PHD$HA$LHLL$4HcH?w#HHH#D$8tHD$4?H$xeH+ HeD[A\A]A^A_]IHHH`11AxAYHLMP IP L9u:IHt#LLtAtHd$8AH¹H 01HƿLLH1A0IDžt11ff.AWAVAUATIUSH0eHD5LDD$AADt$A|$D$u |$XALJeHH10HH/2H H ISMtNeALDDH 0ptLL2H H IMu|$aD$A |$*H0[]A\A]A^A_1Lu=eHL)HIILL$LD$H[eHHD$ D$(e5HLD$LL$AHHIʼnÃLt$E1l$LHD5DHt A DD014HD5Ht 1AC .DD01KHcHw$HH#EHtLDAiLt$LL$l$AHHÃE1MIHHK HHt85Ht$Ht 1|$DD01KHcHwHHI#E%t HÃ~H\$ HtHHC=[HD$(zt1L[@IHHgDxAADt$NIHH-xD$1L11HH/UK|$@@IHLHHLDIHHLxHx2H HH HڹH 010HHHHHDH HHG`:O[]A\A]A^A_ADHL-HL%H-HuHHHH7xE2H H H)H(1H1H޿EHIH[HH-HHHHHH+HL HHHEH f  HHHHHHHHxHHHHHHH)H)PHHHHxHHHHHHH)H)PH4HHHHu H<HHHHlHHH HHf  HH HxHHHH HHH)H)PHHH HxHHHH HHH)H)PHAHHǀHHHHHHu H<HHhHHHHHHIIIHpHHHDhHpHHHDH`HHHD^HhHHHD H`HHHDHHHHDHHHHDLHHHHDHMHHDHMHHDTHMHHD'HMHHDHMHHDHMHHDYH@MHHDHH-HHHHHH+HL HHHEH f  HHHHHHHHHxHHHHHHH)H)PH9HHHxHHHHHHH)H)PHHHHHu H<H HH HHDHH=HHH HH H=HHHDž HDž(0Dž4HDž8HDž HHf  "HH HxHHHH HHH)H)PHHH HxHHHH HHH)H)PHbHHǀ'HHHHOHHu H<IH IHIIH= HH HHH 1pHH=HHcHHHDHHxH@HDHHHhHpHHǂHǂǂHǂHHXAYxHcHHHHHc HHf  HH*HHH*HHHHu H<HIHIHIIHHHI HHf  HH*HHH*HHHHHu H<HHHHIIIHIHHIHH*IHHH*HH HHHHHHHHIH %HH)HHH1HcH=HHHcHHHDHHxH@HDHHHhHpHHǂHǂǂHǂHHXAl YxHcHwHHHHH-HHHHHH+HL HHHEH f  HHHHH^ HHHxHHHHHHH)H)PH HHHxHHHHHHH)H)PH HH HHu H<N HH! HH HHH HHf  HHxL5L-HHHL0LHH)H)PH& HH5HxL%IHHHLL H)H)PHHHǀHHkHH>HHu H<HHHHHHHH HLHf  DHHxL0HHLHH)H)PHHH5HxL HHHH)LH)PHHHǀpHHCHHHHu H<IHHǂpIIIHvHH-HHHHHH+HL HHHEH f  HHHHHHHHxHHHHHHH)H)PH}HHHxHHHHHHH)H)PHHHHHu H<HHDž HHf  fHH HxHHHH HHH)H)PHHH HxHHHH HHH)H)PHHHǀ}HHPHH#HHu H<IHHǂpIIIHeA#YxHHHHDHHHHDHMHHDHMHHDHMHHDpH@MHHDHhMHHDH`MHHD}HMHHDLHMHHDHMHHDHpHHHDH`HHHDHpHHHDHhHHHDH`HHHDUHpHHHDHhHHHDH`HHHDpHHHHD?HMHHDHMHHDH@MHHDTHHHHDHHHHD+HHHHDHM-!MH HH HHMHHDKHpMHHD[HhHHHDH`HHHDHMHHDH@MHHDHpHHHDHHHHD*HHHHDHHHHDdHMHHDHMHHDHMHHDHMHHD^HMHHD1AYxA2YxAYxtH=H HHƒ~ HHHIHƒHHMtHofHHHarch/x86/events/intel/core.c%d %lu perfevents: irq loop stuck! 6core: %s PMU driver: c sapphire_rapidsgranite_rapidspantherlake_hybridlunarlake_hybridgeneric_arch_v2+core2corearrowlake_h_hybridmeteorlake_hybridalderlake_hybridicelakeskylakeknights-landingbroadwellhaswellivybridgesandybridgewestmeredarkmontcrestmontgracemontTremontgoldmont_plusgoldmontsilvermontbonnellnehalemgeneric_arch_v1generic_arch_v5+Intelc AnyThread deprecated, cCore events, cCore2 events, cNehalem events, cAtom events, cSilvermont events, cGoldmont events, 4cGoldmont plus events, cTremont events, cGracemont events, cCrestmont events, cDarkmont events, cWestmere events, cSandyBridge events, cIvyBridge events, cHaswell events, cBroadwell events, event=0xd,umask=0x1,cmask=1cSkylake events, cIcelake events, cSapphire Rapids events, cGranite Rapids events, cAlderlake Hybrid events, cMeteorlake Hybrid events, cPantherlake Hybrid events, cLunarlake Hybrid events, cArrowLake-H Hybrid events, %sc%d-deep LBR, cfull-width counters, cpu_atomcpu_corecpu_lowpowercpusformateventssnoop_rspfrontendldlatoffcore_rspin_tx_cpin_txtx-capacity-writeevent=0x54,umask=0x2tx-capacity-readevent=0x54,umask=0x80cycles-ctevent=0x3c,in_tx=1,in_tx_cp=1cycles-tevent=0x3c,in_tx=1tx-conflictevent=0x54,umask=0x1tx-abortevent=0xc9,umask=0x4tx-commitevent=0xc9,umask=0x2tx-startevent=0xc9,umask=0x1mem-storesmem-loadsmem-loads-auxevent=0x03,umask=0x82topdown-be-boundtopdown-fe-boundtopdown-bad-spectopdown-retiringtopdown-mem-boundevent=0x00,umask=0x87topdown-fetch-latevent=0x00,umask=0x86topdown-br-mispredictevent=0x00,umask=0x85topdown-heavy-opsevent=0x00,umask=0x84slotsevent=0x00,umask=0x4capsacr_maskallow_tsx_force_abortpmu_namebranch_counter_widthbranch_counter_nrbranchesfreeze_on_smievent=0xcd,umask=0x2el-capacity-writeel-capacity-readel-conflictel-capacityel-abortevent=0xc8,umask=0x4el-commitevent=0xc8,umask=0x2el-startevent=0xc8,umask=0x1tx-capacityevent=0xd0,umask=0x82event=0xcd,umask=0x1,ldlat=3cpu cyclesinstructionsbus cyclescache referencescache missesbranch instructionsbranch missesumaskmetrics_cleareqcmaskinvanypcedgeeventevent=0xa4,umask=0x02event=0xc2,umask=0x02event=0x9c,umask=0x01event=0x73,umask=0x0event=0x72,umask=0x0event=0xd0,umask=0x6event=0xd0,umask=0x5,ldlat=3event=0x74,umask=0x0event=0x73,umask=0x6event=0xc2,umask=0x0event=0x71,umask=0x0topdown-slots-issuedevent=0x0etopdown-slots-retiredevent=0xc2topdown-recovery-bubblesevent=0xca,umask=0x02topdown-fetch-bubblesevent=0x9ctopdown-total-slots.scale3topdown-total-slotsevent=0x3cevent=0xc2,umask=0x10topdown-fetch-bubbles.scale2event=0xca,umask=0x50event=0x00,umask=0x83event=0x00,umask=0x82event=0x00,umask=0x81event=0x00,umask=0x80event=0xd,umask=0x3,cmask=1event=0x9c,umask=0x1event=0xc2,umask=0x2event=0xe,umask=0x1event=0x3c,umask=0x0,any=1event=0x3c,umask=0x0event=0x0b,umask=0x10,ldlat=3p a B * w   k k     8  ^  4core: CPUID marked event: '%s' unavailable 4core: PEBS disabled due to CPU errata 6core: CPU erratum AAJ80 worked around 6core: PMU erratum BJ122, BV98, HSD29 worked around, HT is on 6core: PMU erratum BJ122, BV98, HSD29 workaround disabled, HT off 3hw perf events %d > max(%d), clipping!3hw perf events fixed %d > max(%d), clipping!6core: PEBS enabled due to microcode update 6core: PEBS disabled due to CPU errata, please upgrade microcode 6core: clearing PMU state on CPU#%d 4core: Failed to disable the event with invalid index %d 4core: Failed to enable the event with invalid index %d cunsupported CPU family %d model %d cKnights Landing/Mill events, event=0xd,umask=0x1,cmask=1,any=1cgeneric architected perfmon, cgeneric architected perfmon v1, event=0xd0,umask=0x6;event=0xcd,umask=0x2;event=0xd0,umask=0x6event=0xd0,umask=0x5,ldlat=3;event=0xcd,umask=0x1,ldlat=3;event=0xd0,umask=0x5,ldlat=3event=0xd0,umask=0x6;event=0xcd,umask=0x2event=0xd0,umask=0x5,ldlat=3;event=0xcd,umask=0x1,ldlat=3event=0xa4,umask=0x02;event=0x00,umask=0x83;event=0x74,umask=0x0event=0x9c,umask=0x01;event=0x00,umask=0x82;event=0x71,umask=0x0event=0x73,umask=0x0;event=0x00,umask=0x81;event=0x73,umask=0x0event=0xc2,umask=0x02;event=0x00,umask=0x80;event=0xc2,umask=0x0event=0xa4,umask=0x02;event=0x00,umask=0x83event=0x9c,umask=0x01;event=0x00,umask=0x82event=0xc2,umask=0x02;event=0x00,umask=0x80event=0x74,umask=0x0;event=0x00,umask=0x83event=0x71,umask=0x0;event=0x00,umask=0x82event=0x73,umask=0x0;event=0x00,umask=0x81event=0xc2,umask=0x0;event=0x00,umask=0x80topdown-recovery-bubbles.scaleevent=0xd,umask=0x3,cmask=1,any=1uSuOHHHHHHHHHHHHHCCCC*(-@- <EF?7? =#GVV V V O U!UUN|^|>NN?00???66ЁЂЁЂI66006ЁЂЁЂ6006@!@")O)A*O*A@!@"@@AAN)O)A*O*A@A Q QNN@A   00p p 0p0 Q QNN   @?@?@@ЁQЂЁЂI`QQNЁЂI??00?00????ЁQЂЁЂI ????? ?Ё$Ђ$****ЁЂ**'(')??v6v6*+ @*?+? @*?+?@????????y9<<s @<<<< @      @< <Hy     <H    <Q`c <@ABCHNQc<<.O.A<GCC: (Debian 12.2.0-14+deb12u1) 12.2.0GNU` ' U6bv(@P@f]0>>-0)16 RMpeR1`{$0@Y *p s@ QYp s`&@p'@50 ` ) '  % )4` C6T h | !)P""u`))) " `")"( "1`"9"C)N "Y`7p)  @p0`/ +wB0wY3j6y`,` 70'0pP 21P[K @`Wo)~K`/@ Jpo+?N! i`,,},p-X-`P.I.`/`0r0ap19 2\^2s2`4`5\57:  : ; < ?/ 8  F1P pHIZ I%q P V0 Y1 ( @Z `(   ( (& Z]G `(@  ([ P['u [m \m \ `] ( ^ @^+ `!A aHT @m $x &@P &P (`@ (@   . p ( 9 8Q & Pi (` i0@ X0`00 `0 &P ( (` $p &`P $`( $P2 &PJ (a (v ( ) )@ & P (0 &P !(& P/`?( [(@`p&P$& P,8(@<( hP3@D0T(@p(p (@ 0x@8 (@&09&PQ(`f#0`"8(`&@P&P48H` !P5& PL&Pd(`y&` P $8(`&P&P$% $0$  '0<$@F(b0yX@000(((8!/=(`R( n( H  P 0@  P"(3&PJ&@Pb$m(` P(   ("$& 00. 0F 0W 0e`0w `( ((@(('(C@8[8s8888@88818I8_8u`8 8@ 8 888 84 8M@ 8i 8` 8 8 8 8 8 @ 8' 8B@Rc {   ` (@    #070K@0`0|`0000 ,0+0+0`+0/ +0F*0^*0z`*0 *000@000 0/0L@0c0y00`-0 -0,0-8-84`,8Y@ n `    ` ` @     ) 9 K ^@ m  """M" "("0 "8I "@ "H "P !"XH!"`!"h!"p!"x7"0R"@0m" 0"0(" "0"@ 0"`!0" 0 # 0 #!0;#!0V##0t#`#0# #0#"0#"0#%0$`%08$ %0X$$0~$$0$`$0$.0$@.0$.0$"6%;%e%%%%%%% &,&F&Y&o&w&&&&&&&& ''!'2'A' X'(m'v'''''''''( (*(5(B(J(\(v(((((()))&)7)C)Q)j)|)))))))**.*@*[*c*|*******+-+<+R+l+++++++,,3,J,c,z,,,,,,--(-C-SX-r-UN-V-----^-..3.`E.p9T.h....... 6 ./8/W/c/o//////0'0<0a0x00000 1+1L1n111112&282Y2p222223"3/3G3X3y333334424S4r4444444515P5p55core.cintel_pmu_topdown_event_update__initcall__kmod_core__759_7839_fixup_ht_bug4fixup_ht_bugintel_pmu_event_mapintel_perfmon_event_mapintel_pmu_disable_all__icl_update_topdown_eventintel_pebs_aliases_core2intel_pebs_aliases_snbadl_get_hybrid_cpu_typehsw_limit_periodnhm_limit_periodintel_ht_bugintel_start_schedulingintel_commit_schedulingintel_stop_schedulingexra_is_visiblehybrid_events_is_visiblehybrid_td_is_visibleintel_pmu_v6_addr_offsetintel_pmu_filterdyn_constraintintel_guest_get_msrs__intel_shared_reg_get_constraintshybrid_tsx_is_visiblehybrid_format_is_visibleupdate_saved_topdown_regsintel_arch_events_quirkintel_arch_events_mapintel_clovertown_quirkintel_nehalem_quirkintel_pmu_set_periodshow_sysctl_tfabranch_counter_width_showbranches_showintel_hybrid_get_attr_cpusset_sysctl_tfaupdate_tfa_schedfreeze_on_smi_storefreeze_on_smi_mutexflip_smm_bitfreeze_on_smi_showacr_mask_showmetrics_clear_showeq_showumask2_showfrontend_showldlat_showoffcore_rsp_showin_tx_cp_showin_tx_showcmask_showinv_showany_showpc_showedge_showumask_showevent_showbranch_counter_nr_showintel_pmu_aux_output_matchintel_pmu_sched_taskintel_pmu_cpu_dyingcore_pmu_enable_eventintel_pmu_check_counters_maskintel_pmu_assign_eventintel_check_pebs_isolationisolation_ucodesintel_pebs_aliases_ivbintel_pebs_aliases_sklbdw_limit_periodlbr_is_visibledefault_is_visibledev_attr_allow_tsx_force_abortmem_is_visibleevent_attr_mem_ld_auxintel_pmu_check_event_constraints.part.0evtsel_ext_is_visibleintel_pmu_updateglc_limit_periodintel_snb_check_microcodepebs_ucodesintel_sandybridge_quirksnoop_rsp_showintel_pmu_check_periodacr_is_visibleintel_pmu_bts_configcore_pmu_hw_configintel_pebs_isolation_quirkintel_put_event_constraintscore_guest_get_msrsintel_pmu_add_eventintel_pmu_del_eventupdate_pmu_capintel_pmu_hw_config.part.0intel_pmu_hw_confighsw_hw_configadl_hw_configarl_h_hw_configintel_tfa_commit_schedulingx86_pmu_disable_event__intel_pmu_enable_all.constprop.0intel_tfa_pmu_enable_all__intel_pmu_snapshot_branch_stackintel_pmu_snapshot_arch_branch_stackintel_pmu_enable_allintel_pmu_read_eventintel_pmu_config_acrintel_pmu_enable_acrintel_pmu_nhm_enable_allnhm_magic.1icl_set_topdown_event_periodcore_pmu_enable_allhandle_pmi_commonintel_pmu_handle_irqwarned.0intel_pmu_disable_eventcheck_msrintel_pmu_cpu_startingintel_pmu_enable_eventintel_get_event_constraintshsw_get_event_constraintscounter2_constraintcmt_get_event_constraintsfixed0_constraintCSWTCH.572fixed0_counter0_1_constrainttnt_get_event_constraintsfixed0_counter0_constraintglp_get_event_constraintsicl_get_event_constraintstfa_get_event_constraintsglc_get_event_constraintsmtl_get_event_constraintscounters_1_7_constraintarl_h_get_event_constraintsadl_get_event_constraintsintel_pmu_cpu_prepareintel_pmu_cpu_deadintel_arch3_formats_attr__quirk.11westmere_hw_cache_event_idsnehalem_hw_cache_extra_regsintel_westmere_event_constraintsintel_westmere_extra_regsempty_attrsnhm_mem_events_attrsnhm_format_attrintel_core_event_constraintsintel_arch_formats_attratom_hw_cache_event_idsintel_gen_event_constraintspmu_name_strgroup_format_extra_sklnehalem_hw_cache_event_idsintel_nehalem_event_constraintsintel_nehalem_extra_regs__quirk.9snb_hw_cache_event_ids__quirk.8__quirk.7snb_hw_cache_extra_regsintel_snbep_extra_regsintel_snb_extra_regsintel_snb_event_constraintssnb_mem_events_attrssnb_events_attrscore2_hw_cache_event_idsintel_core2_event_constraintsglp_hw_cache_event_idstnt_events_attrstnt_hw_cache_extra_regsslm_format_attrintel_slm_event_constraintsintel_tnt_extra_regsskl_hw_cache_event_ids__quirk.2skl_hw_cache_extra_regsevent_attr_td_recovery_bubbleshsw_format_attrintel_skl_event_constraintsintel_skl_extra_regshsw_tsx_events_attrshsw_mem_events_attrshsw_events_attrsskl_format_attrintel_skt_event_constraintsintel_cmt_extra_regsgrt_mem_attrsskt_events_attrscmt_format_attricl_events_attrsicl_td_events_attrsicl_tsx_events_attrsintel_icl_event_constraintsintel_icl_extra_regsintel_hybrid_pmu_type_mapglp_hw_cache_extra_regsintel_glm_extra_regsevent_attr_td_total_slots_scale_glmglm_events_attrsintel_glc_extra_regsglc_hw_cache_event_idsglc_hw_cache_extra_regsintel_glc_event_constraintsglc_tsx_events_attrsglc_events_attrsglc_td_events_attrsslm_hw_cache_event_idsknl_hw_cache_extra_regsintel_knl_extra_regsslm_hw_cache_extra_regsslm_events_attrsintel_slm_extra_regshsw_hw_cache_event_idshsw_hw_cache_extra_regs__quirk.3intel_bdw_event_constraints__quirk.5__quirk.4intel_hsw_event_constraints__quirk.6intel_ivb_event_constraintshybrid_group_events_tdhybrid_attr_updatehybrid_group_events_memhybrid_group_events_tsxhybrid_group_format_extraintel_v1_event_constraintsmtl_hybrid_extra_attrmtl_hybrid_extra_attr_rtmintel_lnc_event_constraintsintel_lnc_extra_regsintel_grt_event_constraintsintel_grt_extra_regsadl_hybrid_tsx_attrsmtl_hybrid_mem_attrslnl_hybrid_events_attrsadl_hybrid_extra_attradl_hybrid_extra_attr_rtmadl_hybrid_mem_attrsadl_hybrid_events_attrscmt_events_attrsglm_hw_cache_event_idsglm_hw_cache_extra_regs__quirk.10intel_rwc_extra_regsarl_h_hybrid_mem_attrsarl_h_hybrid_events_attrsintel_v5_gen_event_constraintscounter1_constraint__UNIQUE_ID___addressable_fixup_ht_bug760group_caps_gengroup_caps_lbrgroup_format_evtsel_extgroup_format_acrgroup_defaulthybrid_group_cpusintel_hybrid_cpus_attrsdev_attr_cpusformat_attr_hybrid_offcore_rspformat_attr_hybrid_ldlatformat_attr_hybrid_frontendformat_attr_hybrid_snoop_rspformat_attr_hybrid_in_txformat_attr_hybrid_in_tx_cpevent_attr_tx_start_adlevent_attr_tx_abort_adlevent_attr_tx_commit_adlevent_attr_tx_capacity_read_adlevent_attr_tx_capacity_write_adlevent_attr_tx_conflict_adlevent_attr_cycles_t_adlevent_attr_cycles_ct_adlevent_attr_mem_ld_arl_hevent_attr_mem_st_arl_hevent_attr_mem_ld_adlevent_attr_mem_st_adlevent_attr_mem_ld_aux_adlevent_attr_slots_adlevent_attr_td_retiring_arl_hevent_attr_td_bad_spec_arl_hevent_attr_td_fe_bound_arl_hevent_attr_td_be_bound_arl_hevent_attr_td_heavy_ops_adlevent_attr_td_br_mis_adlevent_attr_td_fetch_lat_adlevent_attr_td_mem_bound_adlevent_attr_td_retiring_lnlevent_attr_td_bad_spec_adlevent_attr_td_fe_bound_lnlevent_attr_td_be_bound_lnlevent_attr_td_retiring_adlevent_attr_td_fe_bound_adlevent_attr_td_be_bound_adlintel_pmu_attrsformat_acr_attrsformat_evtsel_ext_attrslbr_attrsintel_pmu_caps_attrsformat_attr_acr_maskdev_attr_freeze_on_smidev_attr_pmu_namedev_attr_branchesdev_attr_branch_counter_nrdev_attr_branch_counter_widthevent_attr_tx_startevent_attr_tx_abortevent_attr_tx_commitevent_attr_tx_capacity_readevent_attr_tx_capacity_writeevent_attr_tx_conflictevent_attr_cycles_tevent_attr_cycles_ctevent_attr_slotsevent_attr_td_retiringevent_attr_td_bad_specevent_attr_td_fe_boundevent_attr_td_be_boundevent_attr_td_heavy_opsevent_attr_td_br_mispredictevent_attr_td_fetch_latevent_attr_td_mem_boundevent_attr_mem_ld_hswevent_attr_mem_st_sprevent_attr_el_startevent_attr_el_abortevent_attr_el_commitevent_attr_el_capacity_readevent_attr_el_capacity_writeevent_attr_el_conflictevent_attr_mem_st_hswevent_attr_tx_capacityevent_attr_el_capacityevent_attr_td_slots_issuedevent_attr_td_slots_retiredevent_attr_td_fetch_bubblesevent_attr_td_total_slotsevent_attr_td_total_slots_scaleevent_attr_td_recovery_bubbles_scaleformat_attr_frontendformat_attr_offcore_rspformat_attr_ldlatformat_attr_snoop_rspformat_attr_in_txformat_attr_in_tx_cpformat_attr_eventformat_attr_umaskformat_attr_edgeformat_attr_pcformat_attr_anyformat_attr_invformat_attr_cmaskformat_attr_umask2format_attr_eqformat_attr_metrics_clear__UNIQUE_ID___addressable___SCK__intel_pmu_update_topdown_event690.12__UNIQUE_ID___addressable___SCK__x86_pmu_drain_pebs689.13__UNIQUE_ID___addressable___SCK__intel_pmu_update_topdown_event688.14__UNIQUE_ID___addressable___SCK__intel_pmu_set_topdown_event_period687.15__UNIQUE_ID___addressable___SCK__x86_pmu_set_period686.16__UNIQUE_ID___addressable___SCK__x86_pmu_update685.17__UNIQUE_ID___addressable___SCK__intel_pmu_enable_acr_event684.18__UNIQUE_ID___addressable___SCK__intel_pmu_enable_acr_event683.19__UNIQUE_ID___addressable___SCK__x86_pmu_pebs_enable682.20__UNIQUE_ID___addressable___SCK__intel_pmu_update_topdown_event681.21__UNIQUE_ID___addressable___SCK__x86_pmu_pebs_disable680.22__UNIQUE_ID___addressable___SCK__x86_pmu_set_period679.23__UNIQUE_ID___addressable___SCK__x86_pmu_update678.24__UNIQUE_ID___addressable___SCK__x86_pmu_pebs_enable_all675.25__UNIQUE_ID___addressable___SCK__x86_pmu_pebs_disable_all672.26event_attr_td_fe_bound_sktevent_attr_td_retiring_sktevent_attr_td_bad_spec_cmtevent_attr_td_be_bound_sktevent_attr_td_fe_bound_tntevent_attr_td_retiring_cmtevent_attr_td_be_bound_tntevent_attr_mem_ld_grtevent_attr_mem_st_grtevent_attr_td_retiring_tntevent_attr_td_bad_spec_tntevent_attr_td_total_slots_glmevent_attr_td_fetch_bubbles_glmevent_attr_td_recovery_bubbles_glmevent_attr_td_slots_issued_glmevent_attr_td_slots_retired_glmevent_attr_td_total_slots_slmevent_attr_td_total_slots_scale_slmevent_attr_td_fetch_bubbles_slmevent_attr_td_fetch_bubbles_scale_slmevent_attr_td_slots_issued_slmevent_attr_td_slots_retired_slmevent_attr_mem_ld_snbevent_attr_mem_st_snbevent_attr_mem_ld_nhm__UNIQUE_ID___addressable___SCK__apic_call_write610.27.LC0__SCT__intel_pmu_set_topdown_event_periodx86_perf_event_set_period__SCT__intel_pmu_update_topdown_event__SCT__intel_pmu_enable_acr_event__x86_return_thunkthis_cpu_offcpu_hw_events__tracepoint_write_msr__SCT__x86_pmu_pebs_disable_allintel_pmu_lbr_disable_alldo_trace_write_msrintel_pmu_disable_btsx86_pmuboot_cpu_datax86_perf_event_updateperf_is_hybrid_raw_spin_unlock_irqrestore_raw_spin_lock_irqsaveemptyconstraint_raw_spin_unlock_raw_spin_locknr_cpu_idscpu_info__per_cpu_offset_find_next_bitintel_event_sysfs_showx86_event_sysfs_showsnprintfbitmap_print_to_pagebuf__max_smt_threadscpus_read_lock__cpu_online_maskkfreecpus_read_unlock__ref_stack_chk_guardkstrtoboolon_each_cpu_cond_mask__stack_chk_failkstrtoullmutex_lockmutex_unlocksprintfis_intel_pt_eventintel_pmu_pebs_sched_taskintel_pmu_lbr_sched_taskfini_debug_store_on_cpux86_pmu_enable_event__warn_printkperf_report_aux_output_idx86_match_min_microcode_rev__sw_hweight64cpu_numberx86_get_pmuperf_pmu_reschedmsr_set_bitmsr_clear_bit__x86_indirect_thunk_raxx86_add_exclusivehw_perf_lbr_event_destroyx86_pmu_hw_config__x86_indirect_thunk_r10is_x86_eventintel_pmu_lbr_addintel_pmu_pebs_addintel_pmu_pebs_delintel_pmu_lbr_del__tracepoint_read_msrdo_trace_read_msrsysctl_perf_event_paranoidcapablesecurity_perf_event_openintel_pmu_setup_lbr_filterintel_pmu_lbr_enable_allintel_pmu_enable_bts__SCT__x86_pmu_pebs_enable_allintel_pmu_lbr_readmemcpyintel_pmu_drain_pebs_buffer__tracepoint_rdpmcdo_trace_rdpmc__SCT__x86_pmu_update__SCT__x86_pmu_set_periodperf_event_update_userpageirq_statperf_event_overflowintel_pt_interrupt__SCT__x86_pmu_drain_pebsintel_pmu_lbr_save_brstackintel_bts_disable_localintel_pmu_drain_bts_bufferintel_bts_interruptintel_bts_enable_local__x86_indirect_thunk_rdx__SCT__apic_call_writeperf_event_print_debug__SCT__x86_pmu_pebs_disablelbr_from_signext_quirk_wrinit_debug_store_on_cpuintel_pmu_lbr_resetcpu_sibling_mapcheck_hw_existsx86_pmu_show_pmu_cap__SCT__x86_pmu_pebs_enableintel_pmu_late_setupintel_pmu_pebs_late_setupintel_pmu_save_and_restartx86_get_event_constraintsunconstrainedvlbr_constraintintel_pebs_constraintsbts_constraintintel_cpuc_preparenuma_nodekmalloc_caches__kmalloc_cache_node_noprofintel_cpuc_finishintel_pmu_initx86_schedule_eventsintel_pmu_lbr_reset_64intel_pmu_lbr_read_64intel_pmu_lbr_saveintel_pmu_lbr_restoreintel_pmu_lbr_reset_32intel_pmu_lbr_read_32intel_pebs_initintel_pmu_lbr_init_nhmintel_westmere_pebs_event_constraintsintel_pmu_pebs_data_source_nhmp6_pmu_initp4_pmu_initx86_pmu_handle_irqx86_pmu_disable_allintel_pmu_lbr_init_atomintel_atom_pebs_event_constraintsintel_pmu_lbr_init__SCT__perf_snapshot_branch_stack__SCK__perf_snapshot_branch_stack__static_call_updateintel_nehalem_pebs_event_constraintsintel_pmu_lbr_init_snbintel_snb_pebs_event_constraintsintel_pmu_lbr_init_coreintel_core2_pebs_event_constraintsintel_pmu_lbr_init_sklintel_skl_pebs_event_constraintsintel_pmu_pebs_data_source_sklintel_grt_pebs_event_constraints__SCK__intel_pmu_enable_acr_eventintel_pmu_pebs_data_source_cmtcmt_latency_dataintel_icl_pebs_event_constraints__SCK__intel_pmu_update_topdown_event__SCK__intel_pmu_set_topdown_event_period__kmalloc_cache_noprofstatic_key_enableintel_glc_pebs_event_constraintsintel_pmu_lbr_init_knlintel_slm_pebs_event_constraintsintel_pmu_lbr_init_slmintel_pmu_lbr_init_hswintel_bdw_pebs_event_constraintsintel_hsw_pebs_event_constraintsintel_ivb_pebs_event_constraintsknc_pmu_initintel_pmu_arch_lbr_initlnl_latency_dataintel_lnc_pebs_event_constraintsintel_pmu_pebs_data_source_lnlgrt_latency_dataintel_pmu_pebs_data_source_adlintel_pmu_pebs_data_source_grtintel_glm_pebs_event_constraints__kmalloc_large_noprofarl_h_latency_dataintel_pmu_pebs_data_source_arl_hintel_pmu_pebs_data_source_mtlevents_hybrid_sysfs_showdevice_show_stringevents_sysfs_show__SCK__x86_pmu_drain_pebs__SCK__x86_pmu_set_period__SCK__x86_pmu_update__SCK__x86_pmu_pebs_enable__SCK__x86_pmu_pebs_disable__SCK__x86_pmu_pebs_enable_all__SCK__x86_pmu_pebs_disable_allevents_ht_sysfs_show__SCK__apic_call_write @IU pgL(/ 6 BPh; F z        g |v {    ,  - > s   | |        , A F Q Z _ f w |        ! gPv  $ $Hg lx3,g `zd    W @\c~ $x $&i I  ' .]c# , 9NT , k   " J b n   ! ! 6! N!d! !""""#P7#P##$ M$y$$$$%%% &3&M&}&&&&& & d'{'T''' ((*(/(J((()P)**A,i,,,L,L-..$.// /f/m/ y///A0h0o0 u0 000011 1,1  +101111f2v2222 '3?3T3f33333 334+4>4t4~4 445.5<5t5555 [6,7D77778 8 828  88$"939D9S9Z9a9w99999:2:S::::: ;';V;d; k; ;$;<'<.<4<N<<<<= =,= ====>>$>:>v>>> ?#?J????? @@\@ Z@r@y@ @@@0A_AjAyAA AA A A4 AA $ABB2BLBSBaBBBCCoC|C,CCD/DFDZDtDDD SEdEtEEE &EEEEEEFTF[F cF {F$FF F GGG G AG $PGVG GGGGHH HHsH<H H, IIDI LI,^I |I III I J J #J 4JfJuJJJ;J J J kK,KK K K L.L4LBLXLLLLL LLLLMMM\4N9NO8!O 7O CY Y Y Y  Z Z iZwZl~ZdZ Z Z Z  [[l[d([ `/[  n[ `[[ `[l[d[ [ 5\ <\ F\{\\ `\l\d\ \ ]]l&]d5] `<] ] ]]l]d] ] b^ ^^l^d^ `^  ^^_  _ '_</___ _ _L_`\` ` `)`5`;V`k`` ` BaXa_aa a a vKjGy!Ler&@EN@ E N   , M   > C    E    5nA>~>~>%NS>F]&-Br*^e.9@yS(I\ f&s,,I-T---.6.Z....3/?///M1{33 56[::< <>PAFGHG=HHHJeKPQRRSTUUUHVVVwVMXYYZcZZZ[9[s[[Z\y\]F]]]g^^_Saa@  (0 8 @ H`q v }p @}H}` @`  (@@P` ` ` 0`p ` @(08@HP@X[[[(@.P[h7J[Vk[t[(@P[h[$P[$ (@HP``p[[$[$  (@ 0 8@H P X@ ` [$X[$ ! [( $@ 2P [h $(  `      @   [ $p 0 [H $` 2p [ $    @    @  C [( U@ kP [h }  [   [   [( $@ P [h $0 ! [ $` 2 [ $  [( @ H P `X  ` h p `x     ` @ v ` v(@`vhv @`}h`}}  0@`H``p` x` &\@ / D0`@VP `_p x @` ,++`+  +(*0*8`*@ *`hp]]m@ `(0@8@H PX@`h ,++`+ +] 0]H`p]]@@ (@08PX`- -,--,`,].](7@P]hV]]](@P]hJ]V]k](t@P]h]]$](:0@@H`P `px````@  0@P``p`@ @  0P@P`p ` ` 0@P`p `@ ](@2P]h ]  "@  `! ! ]( / @ 2P ]h D p  x   ] Y  ]!n ! "(!!0!!8!`!`!p!]! !!!]! !2!]" "0"]H" `"#h"#p"`#x" #""""" "]" " "]# # 0#]H#9 `#O p#]#e #p #]# # #]$ $%($`%0$ %8$$@$$H$`$`$ p$]$ $ $]$ $ $]% %O 0%]H% `%p p%]% % %]% ).)@.)`-) -),)-*-*,*`, *C0*]H*U`*kp*]*}**]***]+ +0+]H+ `+p+]+ +!+]+! +2+],7 ,0,]H,`,$p,e, ,K, ,e,$,M ,O ,]-i - 0-]H-~ `- p-]- -p -e- -K- -e. . ..@.P.]h.m..].:..].  \ (0I8J@LHPX`I hJ pL xTUW---+.,...// /(E0E8E@EHEPMXM`MhOpOxOeYfYhY{]|]~][^\^^^0  p(08 @HPPX`h0pPxp``  `  P0 P    P  ( 08@@HPPX`hpPxPP0` P P ( 08@@pHPX@`hpxP0`p!P,,`--@..P/P00`12 2(20P48P5@5H7P:X;`<h?pFx`HIPSUUVY0ZZ@[[\\P]^0^^``pa `]_   ..$.(.0-/4//</@/H0L!0T0X0`1d1l1p1x1|1:2<2G2I23344446666F8H8Y8[8v8x8888 899 9$9,9098h:<j:Du:Hw:P:T:\:`:h;l;th<xj<<<y?{???@@@@@@@@@BDBrBvB'C+CDDDD E EE E(@E,BE4F8F@GDGLHPHXH\Hd'Ih,IprIttI|]J_JfLhLRRjSlSSSUUJ L _z :v $(0A48@DHPTX`d.hpdt}xM   ! )!B  Z W!|   C! #$  $$&(0T$4)8@&D*HP'T+X`(dz*hp"(t*xB(j+(N+(+*+.. .. //7/ q//// !060 0$0( 01418 @1D1H P1T1X `<2d\2h pI2tl2x 3!4 4&5 445 6:7 6"7 T77 p77 H8+9 [89 x89 8$9( 084<98 @9D9H P9T9X `9d9h pj:t:x w:: :: :: ;< j<< << =>{?? ?? &@C 7@$C(0@4%D8 @@DDH P@TTAX `AdCh pAtDxADDB}E vBmE BE-CE DE DE  EIE #EE BE\E F$G( 0G4AH8 @HDHH PHTIX `,IdIh ptItIx JL_J$L qJJrLM ,NvORR lSS SS UU V{V LV$ZV(0^4_8@aDaHP> TX`t d hp t x  *$,(0B4D8@ODQHPTX`V d h p!t%x!l%"R%,"8%S"%f"%y"$"$#$V#$m#$ #$h$(0#4$8@#DN$HP#T7$X`y&d9hp&t8x'8'9m'9'9>(e9(K9(19( : ( 9  ) [:  9*$ ;*( 0 +4 +8 @ (+D *+H P @+T B+X ` M+d O+h p Z+t \+x  g+ i+  , ,  ), +,  A, C,  N, P,  [, ],  h, j,  . .  / A:  $0 ':  j0$ +;( 0 }04 ;8 @ 0D :H P 0T :X ` 0d :h p 1t :x  d1 :  1 u:  1 a8  1 G8  1 -8  2 8  $2 7  2 7  2 7  3 7  3$ 7( 0 /34 w78 @ B3D 9H P {4T ]7X ` 4d C7h p 5t )7x  5 7  5 6  5 6  6 8  -6 8  @6 8  S6 {8  ; $< ("  )0- p488 g $ @ H @ $0 GZ $`a`l(08  4Ku $ $ PL! (, `1=K4 $ *. 59 ?@D @KO 2V Z Pa(e  Fl8p w@{ H 2P 0 X P` `,h    V  p h p  +/ `6: IAE  LP aW[ bf 0mxP| X ` !h "      '4@P<x<P #X $t%LH  @ & <  '(@ ` 7 ) @px*     .# p4mq x| - .  ;  @( .` @h     V   p @  ! h% , p0 7 ; `B F IM Q  X \ ac n Pr y X}  ` ! h "      &  /  @ `  0  0  ) '5 : F M @ T [ |b i |p |y \    l  h  D    ,  ,   lH ( > lHR 8g t     @     0 0 $ lH , 1$ ,+ *0 7 ; @H tZ  2a 2h 3m 4  &   ' ( @   5  7   P 0 p x *' L. 4 < H@ pG lL u L| ` H ` & H P 0 \  ' 6      @   7 #p.x7> E )L )S p   & 8 @  9  F [  & b  !   ' ` &: f#*2@6  =A @HRLZ^ Zc}L[  &H  p   ':L, , $ @ @<" ;)- 48 0?`C ,JN YS<Ztftqy} \ `00 P. ;   P  0 $ #@' ` ,c[kPo vL  &   '& =@   `5  >!% *41 8 E? p D?K R \` @g @nr @Zw[  &  & ' p    0:L @ @8& -1 A<@ @GR`V ,]a [hrLx< 5  B|4  :  C4 NdD E'+ Kah o r y & j  ': M@   L P[# K   `" `m at _z ` 5  B[P L|4  :   C4 @ &/ 6 'G@K 4TX F^hsLy p  `` ,  0 \ < !  ( &7 D 'S ] `bGi $ow@{   H   dD E &<C J _R Y  ` &o ` | '   $ `I !@   H  L' . &= D 'P a ph r'd} 't P ' [',H JL  @ % K  ! (`, ,37 Y>PB GL[  & 0 p ,  'H    P   JL$ *6@: 'C JN LUY dh o`s ,z~ YP KL `H @ & &<  '&6" (3 : A@E LP M[_ emtp} \lH  : - 2 < O[ g s x   $(  @   L  5  B   P  `]! !`! p-%!P)! /![7!?!J!U!_!Lf!|o!4v!  :}! ! C!4! &!<! @!! '!! !$!" H(" 44" ;" FA"K"[" Hb" /n" u" Q" " `""["P" """L"" &"" "$# '#*#  8#d^# &u# H|#  # # =# # ### H# # # # `5# # >#  #  $  $ $4$R*$ D$ [$ Hu$ $ H$ &$ '$ &$ % +% HE% _% Hy% '% &%L%% 5% % B% %% S%% @^% %`% p-& & &[& &+&P/& 6&A&K&LR&|[&4b&  :i& p& Cu&4& &&<& @&& '&& &$ ' H' 4 ' '' F-'7'u'z''''''( ` ([(P( ('(/(L6(F( &M(X( f($( '((  (d( &( H(  ( ) =) ) )&)1) 8)  >)I) @N)TU) \)  c) h)t)d))D)) )E)) ))) ) *<*{**[*P* **+L++ + &-+  4+ 'E+&R+@V+  _+c+ =k+u++ + N++ + p +?+ + ++ @+ @++ @Z++[+P+ ++,L ,, , &.,  5, 'F,&S,@W,  `,d, =m,q, w,,,U, , y,, S,, Z, X, p ,  !,, p, , ~,, , & - x- @- ''-:.- 74-;-C-@G-  N-R- VY-]- d-n-Lt--L-H- -|- |- o-- `---W-- -E-- .8.?. F. [.../L/!/ 5(/ // B6/ =/A/ XL/P/ ^`/ g/`k/ -v/Pz/ /[/////L/|/4/  :/ / C/4/ &/</ @0,0 '30>0 L0$r0 Hy0 40 0 F000 H0 /0 0 Q0 0 `00[0P0 01 1L1#1 &.151$<1 l1 's1d~11  1 &1 H1  1 1 =1 1 1 22 H 2 ,2 32 :2 `5A2 H2 >M24T2Z2[b2Pf2 s2L{2222 &2 '2d 3 &$3 H+3  73 >3 =J3 Q3 W3a3l3 s3  ~3 3 3  3 3Y3  33L33 53 3 B3 33 @33 `]3 4`4 p-4P4 4[%4-484C4M4LT4|]44d4  :k4 r4 Cw444 &4<4 @44 '44 4$5 H5 4"5 )5 F/595D5O5 `U5[]5Pa5 h5s5{5L55 &55 5$5 '55  5d6 &56 H<6  H6 O6 =[6 b6 h6r6}6 6  6 6  6  6 6Z6 66 '7 &7 67 HP7 'j7 &7 7 H7 &7 '7 &8  8 H:8 T8 n8 H8 8 8 H8 &8 H 9 '$9 &>9 &X9 'r9 &999 9 : : H4: 'N: &h: : &: ': &: : ; H; 8; H;;;;; $;@;  ; <  <e< p1l< 2s< 3x<4=#PqPM+\, N@' J$J (04<@HULT-X`,.dl/pxE|MOfY|]\^S \OWaX'X( X *.(.X8J<XFJJXT8NXXb7XfXptX#~X(?'X-?'X2y'X2'X7;*X<.XA;XFeK.9ut JeK@' 9` B^B C(_0`8>@>HaPBXb`_h`pcxdf(8HXhx@`R[(dHWXbhoxz.symtab.strtab.shstrtab.rela.text.rela.data.bss.rela.static_call.text.rela.discard.annotate_insn.rela.initcall4.init.rela__patchable_function_entries.rela__ex_table.rela__jump_table.rela.init.text.rodata.str1.1.rela__bug_table.rela.smp_locks.rodata.str1.8.rela.altinstructions.rela.altinstr_replacement.rela.altinstr_aux.rela.rodata.rela.discard.addressable.rela.init.data.rela.init.rodata.data..read_mostly.comment.note.GNU-stack.note.gnu.property @a@xH,+ b= &@x87,1.;6@2H,RM@2X,nСi@P8, ء(~@h8x , @D@ ,Ш @ P6,д<@ h,2Q F@,@,2 "@ 0,,K'@H 0,G[$B@x ,Z U@ H, g b@P ," |@,$@  @,&' 0pC(CC C9- `}5