ELF>]@@10HcHff.SeHH10HH/r'[11HH/s[f.IɍHЃw HAHHIHMuI9s L)HILAHIIfDHpHHHHHHHH HHHpHDHHHHEH>Hr HH=EH%5HHHHD1H޿E6HHIIDHHHHDHH H!HtwHH %HHHHDHHHHDHHHHD GHHue=gAWAVLcAUATAUSeHHHHu J tnH~q 1AAJlH9 tHDH 0RH Ht DH9 tC /1D0;H []A\A]A^A_1AA1Hމ1HމH USHHHtt Hu1[1]Hx[]@AWAVAUATUSHH-E/D$eHLHCHFL>D$HD$I$0H$Lc1LHHT$LAEH<$HcLI9}"AUЃvA#uIcI 11-111Ҿ1HƉ1LƉfDAVAUATUSeHHL^H1utLLt Au%HcHI9ܐ []A\A]A^H#I$HHHHHD1tHHL(-Mt HDA$\ AA9$X DDI$2H H ILLH H 1%=u ALH HH 0eHLHC1HIܐ H 0 []A\A]A^[H1]A\A]A^ 1븨VJ1LHH 1HƿtH@L!H ըtH L!H ըtHL!H ըtHL!H HHtHL!H HHtH L!H ը &H@L!H cff.SHHH9t'HHt ftpH1[1 0C1)0&HǃHHǃ1[11)11 H¹ H 00H)HH 0d1Hƿ)P1Hƿ 뿐HHAWAVAUATUSHH?eHILLHcI,IEsPIuCeL=uuHpI׋H @L!HH 0CKHcH?wLHH#tHÃ?wH[]A\A]A^A_1HƉ믋HL zHtL$ L$L$ L$LDH 0-8HHH 01HƉ1LƉfDU HAWAVAUIATSHHHt$8Ld$@LeHH$x1HeLeHk1H#D$8MHIP H#HH!HD$8>HD$86HD$87HD$80HD$8{ZHH#D$8I HD$8HD$4?IHD$(HcD$4Ht$(M4HMIHHT$ tHT$ t LLILHD$ AtLt8HD$@HD$ HD$PHD$HAnLLLL$4HcH?w#HHH#D$8tHD$4? H$xeH+VHe؉[A\A]A^A_]IHHH`11tVLLIHtLLLLIP IP H9u8IHt"HHttHd$8ϻH¹H 01HƿAqHd$8fLLL1A0Idž*11ff.AWAVAUATIUSH0eHD5LDD$AADt$A|$D$u |$XALJeHH10HH/2H H ISMtNeALDDH 0ptLLl2H H IMu|$aD$A |$*H0[]A\A]A^A_1Lu=eHL)HIILL$LD$H[eHHD$ D$(e5HLD$LL$AHHIʼnÃLt$E1l$LHD5DHt A DD014HD5Ht 1AC .DD01KHcHw$HH#EHtLDAiLt$LL$l$AHHÃE1MIHHK HHt85Ht$Ht 1|$DD01KHcHwHHI#E%t HÃ~H\$ HtHHC=[HD$(zt1L[@IHHgDxAADt$NIHH-xD$1L11HH/UK|$@@IHLHHLDIHHLxHx2H HH HڹH 010HIU \ _sj 9^X:H HH*IIIHH*IHHHHH HHHH1H HHH*HHHHH*HH HH+HHHHEHHHHHH t4Hu( HHHHIHIIIjHT  !)HIH u HHf  HH*HHH*HHHu H<HHHHHHIIHIIHHH1i HH*HHHH*HIIHIIH HH+HHHHEHHHHHHHHHHHHjlH=0 HHHHH1HcЍpHcH=HHiҘ HDHHxH@HDHHHhHpHHǂHǂǂHǂHHXA%YxHcHHHH~|zHH*IHHH*HH HHHHHHHIHII1?HI HHHH f  HHHHHHHH*HHH*HHHu H<H HHIHIH+IHHHEm#HHH*HHIIH*IIHHH HHHwHIH=0 HH6HHH 1HcЍpHcH=HHiҘ HDHHxH@HDHHHhHpHHǂHǂǂHǂHHXA@YxHcH+HHHIv!^QWZHHH*HHIIH*IIHHH HHHe?JVvNxPOHHH*HHH*HHHIHHHHHH-8IIHHI HHH H HH+HHHHEHHHHVLFDuH HHH*HIHHHHH*HIHIIH H H+HHHHHEHHHH<=aHHHH*IHHHHH*H H=>HHHHHDH HHGk:Z[]A\A]A^A_ADHL-HL%H-HHHHHHHHiHHHH nE2H H H)H1HT1H޿EHIH3HH-HHHHHH+HL HHHEH f  HHHHHHHHxHHHHHHH)H)PHHHHxHHHHHHH)H)PH4HHHHu H<HHHHlHHH HHf  HH HxHHHH HHH)H)PHHH HxHHHH HHH)H)PHAHHǀHHHHHHu H<HHhHHHHHHIIIHpHHHDhHpHHHDH`HHHD^HhHHHD H`HHHDHHHHDHHHHDLHHHHDHMHHDHMHHDTHMHHD'HMHHDHMHHDHMHHDYHXMHHDHH-HHHHHH+HL HHHEH f  HHHHHHwHHHxHHHHHHH)H)PHHHHxHHHHHHH)H)PHHHHHu H<HHHHHDHH=oHHHHHH=H0HHDž8HDž@HDžLHDžPHDž HHf  HH HxHHHH HHH)H)PHHH HxHHHH HHH)H)PH@HHǀSHH&HHGHHu H<IH IHIIHH*IHHH*HH HHHHHIF HHf  HH*HHH*HHHHHu H<HHHHIIIHI %HH$HHH1HcHcH=HHiҘ HDHHxH@HDHHHhHpHHǂHǂǂHǂHHXAYxHcHwHHH HH-HHHHHH+HL HHHEH f  HHHHH HHHxHHHHHHH)H)PH HHHxHHHHHHH)H)PH/ HH HHu H< HH HHg HHH HHf  HHxL5L-HHHL0LHH)H)PH HH5HxL%IHHHLL H)H)PH" HHǀHHHHHHu H<VHH)HHHHHH HL0Hf  HHxL0HHLHH)H)PH HH5HxL HHHH)LH)PH HHǀ_ HH2 HHHHu H<IHHǂIIIHH=0 HHwHHHK1HcЍpHcH=HHiҘ HDHHxH@HDHHHhHpHHǂHǂǂHǂHHXA? YxHcHlHHYHI HHf  HH*HHH*HHHHu H<HIHIHIIHHHHIHHHHHH-HHHHHH+HL HHHEH f  HHHHHHHHxHHHHHHH)H)PH}HHHxHHHHHHH)H)PHHHHHu H<HHDž HHf  fHH HxHHHH HHH)H)PHHH HxHHHH HHH)H)PHHHǀcHH6HH HHu H<IHHǂpIIIHEAYxHHHHDHHHHDHMHHDHMHHDHMHHDpHXMHHDHMHHDHMHHDPHpHHHDH`HHHDHpHHHDVHhHHHD)H`HHHDHHHHDHHHHDhHpHHHDHhHHHDH`HHHDHHHHDYHMHHD6HMHHDHXMHHDvHHHHDHHHHDMHHHHDHMOCMHHHHHMHHDmHMHHDHMHHDHMHHD]H@MHHDHhHHHDH`HHHDHpHHHDHHHHDHMHHDHMHHDYHMHHD,HMHHDHMHHDHMHHD^HXMHHDAYxAYxASYx@HHƒ~ HHHIHƒHH!H=zHMtHHHHK?Narch/x86/events/intel/core.c%d %lu perfevents: irq loop stuck! 6core: %s PMU driver: c sapphire_rapidsgranite_rapidspantherlake_hybridlunarlake_hybridgeneric_arch_v2+core2corearrowlake_h_hybridmeteorlake_hybridalderlake_hybridicelakeskylakeknights-landingbroadwellhaswellivybridgesandybridgewestmeredarkmontcrestmontgracemontTremontgoldmont_plusgoldmontsilvermontbonnellnehalemgeneric_arch_v1generic_arch_v5+Intelc AnyThread deprecated, cCore events, cCore2 events, cNehalem events, cAtom events, cSilvermont events, cGoldmont events, 4cGoldmont plus events, cTremont events, cGracemont events, cCrestmont events, cDarkmont events, cWestmere events, cSandyBridge events, cIvyBridge events, cHaswell events, cBroadwell events, event=0xd,umask=0x1,cmask=1cSkylake events, cIcelake events, cSapphire Rapids events, cGranite Rapids events, cAlderlake Hybrid events, cMeteorlake Hybrid events, cPantherlake Hybrid events, cLunarlake Hybrid events, cArrowLake-H Hybrid events, %scArchitectural PEBS, c%d-deep LBR, cfull-width counters, cpu_atomcpu_corecpu_lowpowercpusformateventssnoop_rspfrontendldlatoffcore_rspin_tx_cpin_txtx-capacity-writeevent=0x54,umask=0x2tx-capacity-readevent=0x54,umask=0x80cycles-ctevent=0x3c,in_tx=1,in_tx_cp=1cycles-tevent=0x3c,in_tx=1tx-conflictevent=0x54,umask=0x1tx-abortevent=0xc9,umask=0x4tx-commitevent=0xc9,umask=0x2tx-startevent=0xc9,umask=0x1mem-storesmem-loadsmem-loads-auxevent=0x03,umask=0x82topdown-be-boundtopdown-fe-boundtopdown-bad-spectopdown-retiringtopdown-mem-boundevent=0x00,umask=0x87topdown-fetch-latevent=0x00,umask=0x86topdown-br-mispredictevent=0x00,umask=0x85topdown-heavy-opsevent=0x00,umask=0x84slotsevent=0x00,umask=0x4capsacr_maskallow_tsx_force_abortpmu_namebranch_counter_widthbranch_counter_nrbranchesfreeze_on_smievent=0xcd,umask=0x2el-capacity-writeel-capacity-readel-conflictel-capacityel-abortevent=0xc8,umask=0x4el-commitevent=0xc8,umask=0x2el-startevent=0xc8,umask=0x1tx-capacityevent=0xd0,umask=0x82event=0xcd,umask=0x1,ldlat=3cpu cyclesinstructionsbus cyclescache referencescache missesbranch instructionsbranch missesa normal eventan auto-counter reload eventa PEBS eventa PEBS PDIST eventumaskmetrics_cleareqcmaskinvanypcedgeeventevent=0xa4,umask=0x02event=0xc2,umask=0x02event=0x9c,umask=0x01event=0x73,umask=0x0event=0x72,umask=0x0event=0xd0,umask=0x6event=0xd0,umask=0x5,ldlat=3event=0x74,umask=0x0event=0x73,umask=0x6event=0xc2,umask=0x0event=0x71,umask=0x0topdown-slots-issuedevent=0x0etopdown-slots-retiredevent=0xc2topdown-recovery-bubblesevent=0xca,umask=0x02topdown-fetch-bubblesevent=0x9ctopdown-total-slots.scale3topdown-total-slotsevent=0x3cevent=0xc2,umask=0x10topdown-fetch-bubbles.scale2event=0xca,umask=0x50event=0x00,umask=0x83event=0x00,umask=0x82event=0x00,umask=0x81event=0x00,umask=0x80event=0xd,umask=0x3,cmask=1event=0x9c,umask=0x1event=0xc2,umask=0x2event=0xe,umask=0x1event=0x3c,umask=0x0,any=1event=0x3c,umask=0x0event=0x0b,umask=0x10,ldlat=3     # !     # *  z     4core: CPUID marked event: '%s' unavailable 4core: PEBS disabled due to CPU errata 6core: CPU erratum AAJ80 worked around 6core: PMU erratum BJ122, BV98, HSD29 worked around, HT is on 6core: PMU erratum BJ122, BV98, HSD29 workaround disabled, HT off 3hw perf events %d > max(%d), clipping!3hw perf events fixed %d > max(%d), clipping!6core: The event 0x%llx is not supported as %s. 6core: The two events 0x%llx and 0x%llx may not be fully scheduled under some circumstances as %s. 6core: PEBS enabled due to microcode update 6core: PEBS disabled due to CPU errata, please upgrade microcode 6core: clearing PMU state on CPU#%d 4core: Failed to disable the event with invalid index %d 4core: Failed to enable the event with invalid index %d cunsupported CPU family %d model %d cKnights Landing/Mill events, event=0xd,umask=0x1,cmask=1,any=1cgeneric architected perfmon, cgeneric architected perfmon v1, event=0xd0,umask=0x6;event=0xcd,umask=0x2;event=0xd0,umask=0x6event=0xd0,umask=0x5,ldlat=3;event=0xcd,umask=0x1,ldlat=3;event=0xd0,umask=0x5,ldlat=3event=0xd0,umask=0x6;event=0xcd,umask=0x2event=0xd0,umask=0x5,ldlat=3;event=0xcd,umask=0x1,ldlat=3event=0xa4,umask=0x02;event=0x00,umask=0x83;event=0x74,umask=0x0event=0x9c,umask=0x01;event=0x00,umask=0x82;event=0x71,umask=0x0event=0x73,umask=0x0;event=0x00,umask=0x81;event=0x73,umask=0x0event=0xc2,umask=0x02;event=0x00,umask=0x80;event=0xc2,umask=0x0event=0xa4,umask=0x02;event=0x00,umask=0x83event=0x9c,umask=0x01;event=0x00,umask=0x82event=0xc2,umask=0x02;event=0x00,umask=0x80event=0x74,umask=0x0;event=0x00,umask=0x83event=0x71,umask=0x0;event=0x00,umask=0x82event=0x73,umask=0x0;event=0x00,umask=0x81event=0xc2,umask=0x0;event=0x00,umask=0x80a branch counter logging eventan auto-counter reload cause eventtopdown-recovery-bubbles.scaleevent=0xd,umask=0x3,cmask=1,any=1uSuOHHHHHHHHHHHHHHHCCCC*(-@- <EF?7? =#GVV V V O U!UUN|^|>NN?00???66ЁЂЁЂI66006ЁЂЁЂ6006@!@")O)A*O*A@!@"@@AAN)O)A*O*A@A Q QNN@A   00p p 0p0 Q QNN   @?@?@@ЁQЂЁЂI`QQNЁЂI??00?00????ЁQЂЁЂI ????? ?Ё$Ђ$****ЁЂ**'(')??v6v6*+ @*?+? @*?+?@????????y9<<s @<<<< @      @< <Hy     <H    <Q`c <@ABCHNQc<<.O.A<GCC: (Debian 12.2.0-14+deb12u1) 12.2.0GNU` ' U6bv*@P@fZ0>>-0)16 RMpeR1`{$0@Y *p s@ QYp s`(@p'@50 ` ) '  % )4` C`6T h | !)P""u`))) " `")"( "1`"9"C)N "Y`7p) Po"0,@^Ri/" ww@36,`  9$0p':pP0a2r0["@`)J/ S  "1" D$X@%\6%lp&I& 2,23X04`4P5P6r56a7`7W8\|88P:0>0?\?A:" 6C F! G5 ItG M\ e @SIo T> Z& 0] 0b: e1 ( e `(+ "6 (= (S pf]t `(m  ( f'  gm gm  h h (" i> iX 0l3n  mO @ & (@P (P *`@ *@ $ @.9 pI * f 8~ ( P *` 0@ X0`00 `0 (P * *`* &p4 (`PK &`U &P_ (Pw * * * ) *@ ( P *0(P3@!(D( P\`l* *@`(P&( P,8(`<!*6hKP`@q0*@* (@ 0x`87*@L(0f(P~*`#0"8*`(@P(P  48(H=` NPb( Py(P*`(` P@$8*`(P(P&&9&0C& M'0i&@s*0X@000*((48N /j*`* * H  P 0"@ 7 PO(Pf(@P~ P(*`&* " ($&(< 0K0Z 0r 0 0`0 `( ((@(:(S(o@888888@8,8E8]8u88`8 8@ 8 8 8'8D 8` 8y@ 8 8` 8 8 8 8 88@ 8S 8n@~    ` (@   1 O0c0w@00`0000@,0,0-+0D+0[@+0r+0*0*0@*000@00*0? 0[0x@0000-0@-0 -0&.8@-8`,8@  `    ` ` @ %  6 E U e w$$ @   $C$ |$($0$83 $@x $H $P $X/!$`p!$h!$p!$x3"$m"$"$"$/#$q#$#$#$$$\$0w$`0$ 0$ 0*$@"0$` 0$!0%!0/% 0E%"0`%!0{%$0%#0%@#0%"0%#0&%09&%0]&@%0}&%0&$0&$0&.0&`.0'.0$'$Z'_'d'i'Ho''u'''''(7( Y(f(t((((((())))E)\)l)})))))) ))))*'*6*H*N*_*u**********+.+D+Y+r+++++++++ ,#,5,O,a,#v,,,,,,,- -#->-W-l-------- .!.;.[.v......./"/9/R/i////////0-0H0 aNc0a}00000pj000 1$1l61S1p29b1v1111111 c  2 2F2e2q2}222222353J3o333333494Z4|44444545F5g5~55555606=6U6x6666667<7[7r77777788.8H8^8y88888core.cintel_pmu_topdown_event_update__initcall__kmod_core__770_8226_fixup_ht_bug4fixup_ht_bugintel_pmu_event_mapintel_perfmon_event_mapintel_pmu_disable_all__icl_update_topdown_eventintel_pebs_aliases_core2intel_pebs_aliases_snbadl_get_hybrid_cpu_typehsw_limit_periodnhm_limit_periodintel_ht_bugintel_start_schedulingintel_commit_schedulingintel_stop_schedulingexra_is_visiblehybrid_events_is_visiblehybrid_td_is_visibleintel_pmu_v6_addr_offsetintel_pmu_filterdyn_constraintintel_guest_get_msrs__intel_shared_reg_get_constraintshybrid_tsx_is_visiblehybrid_format_is_visibleupdate_saved_topdown_regsintel_arch_events_quirkintel_arch_events_mapintel_clovertown_quirkintel_nehalem_quirkintel_pmu_set_periodshow_sysctl_tfabranch_counter_width_showbranches_showintel_hybrid_get_attr_cpusset_sysctl_tfaupdate_tfa_schedfreeze_on_smi_storefreeze_on_smi_mutexflip_smm_bitfreeze_on_smi_showacr_mask_showmetrics_clear_showeq_showumask2_showfrontend_showldlat_showoffcore_rsp_showin_tx_cp_showin_tx_showcmask_showinv_showany_showpc_showedge_showumask_showevent_showbranch_counter_nr_showintel_pmu_aux_output_matchintel_pmu_sched_taskintel_pmu_cpu_dyingcore_pmu_enable_eventcore_guest_get_msrsintel_pmu_check_counters_maskintel_pmu_check_dyn_constrdyn_constr_type_nameintel_pmu_check_event_constraints_allintel_pmu_assign_eventintel_check_pebs_isolationisolation_ucodesintel_pebs_aliases_ivbintel_pebs_aliases_sklbdw_limit_periodlbr_is_visibledefault_is_visibledev_attr_allow_tsx_force_abortmem_is_visibleevent_attr_mem_ld_auxevtsel_ext_is_visibleintel_pmu_updateglc_limit_periodintel_snb_check_microcodepebs_ucodesintel_sandybridge_quirksnoop_rsp_showintel_pebs_isolation_quirkacr_is_visibleintel_pmu_check_periodintel_put_event_constraintsintel_pmu_bts_configcore_pmu_hw_configintel_pmu_del_eventintel_pmu_add_eventintel_tfa_commit_schedulingintel_pmu_hw_config.part.0intel_pmu_hw_confighsw_hw_configadl_hw_configarl_h_hw_configx86_pmu_disable_event__intel_pmu_enable_all.constprop.0intel_tfa_pmu_enable_all__intel_pmu_snapshot_branch_stackintel_pmu_snapshot_arch_branch_stackintel_pmu_enable_allintel_pmu_read_eventupdate_pmu_capintel_pmu_config_acrintel_pmu_enable_acrintel_pmu_nhm_enable_allnhm_magic.1icl_set_topdown_event_periodcore_pmu_enable_allhandle_pmi_commonintel_pmu_handle_irqwarned.0check_msrintel_pmu_cpu_startingintel_pmu_disable_eventintel_pmu_enable_eventintel_get_event_constraintshsw_get_event_constraintscounter2_constraintcmt_get_event_constraintsfixed0_constraintCSWTCH.604fixed0_counter0_1_constrainttnt_get_event_constraintsfixed0_counter0_constraintglp_get_event_constraintsicl_get_event_constraintstfa_get_event_constraintsglc_get_event_constraintsmtl_get_event_constraintscounters_1_7_constraintarl_h_get_event_constraintsadl_get_event_constraintsintel_pmu_cpu_prepareintel_pmu_cpu_deadintel_arch3_formats_attr__quirk.11westmere_hw_cache_event_idsnehalem_hw_cache_extra_regsintel_westmere_event_constraintsintel_westmere_extra_regsempty_attrsnhm_mem_events_attrsnhm_format_attrintel_core_event_constraintsintel_arch_formats_attratom_hw_cache_event_idsintel_gen_event_constraintspmu_name_strgroup_format_extra_sklnehalem_hw_cache_event_idsintel_nehalem_event_constraintsintel_nehalem_extra_regs__quirk.9snb_hw_cache_event_ids__quirk.8__quirk.7snb_hw_cache_extra_regsintel_snbep_extra_regsintel_snb_extra_regsintel_snb_event_constraintssnb_mem_events_attrssnb_events_attrscore2_hw_cache_event_idsintel_core2_event_constraintsglp_hw_cache_event_idstnt_events_attrstnt_hw_cache_extra_regsslm_format_attrintel_slm_event_constraintsintel_tnt_extra_regsskl_hw_cache_event_ids__quirk.2skl_hw_cache_extra_regsevent_attr_td_recovery_bubbleshsw_format_attrintel_skl_event_constraintsintel_skl_extra_regshsw_tsx_events_attrshsw_mem_events_attrshsw_events_attrsskl_format_attrintel_skt_event_constraintsintel_cmt_extra_regsgrt_mem_attrsskt_events_attrscmt_format_attricl_events_attrsicl_td_events_attrsicl_tsx_events_attrsintel_icl_event_constraintsintel_icl_extra_regsintel_hybrid_pmu_type_mapglp_hw_cache_extra_regsintel_glm_extra_regsevent_attr_td_total_slots_scale_glmglm_events_attrsintel_glc_extra_regsglc_hw_cache_event_idsglc_hw_cache_extra_regsintel_glc_event_constraintsglc_tsx_events_attrsglc_events_attrsglc_td_events_attrsslm_hw_cache_event_idsknl_hw_cache_extra_regsintel_knl_extra_regsslm_hw_cache_extra_regsslm_events_attrsintel_slm_extra_regshsw_hw_cache_event_idshsw_hw_cache_extra_regs__quirk.3intel_bdw_event_constraints__quirk.5__quirk.4intel_hsw_event_constraints__quirk.6intel_ivb_event_constraintshybrid_group_events_tdhybrid_attr_updatehybrid_group_events_memhybrid_group_events_tsxhybrid_group_format_extraintel_v1_event_constraintsmtl_hybrid_extra_attrmtl_hybrid_extra_attr_rtmintel_lnc_event_constraintsintel_lnc_extra_regsintel_grt_event_constraintsintel_grt_extra_regsadl_hybrid_tsx_attrsmtl_hybrid_mem_attrslnl_hybrid_events_attrsadl_hybrid_extra_attradl_hybrid_extra_attr_rtmadl_hybrid_mem_attrsadl_hybrid_events_attrsglm_hw_cache_event_idsglm_hw_cache_extra_regsarl_h_hybrid_mem_attrsarl_h_hybrid_events_attrscmt_events_attrsintel_rwc_extra_regs__quirk.10intel_v5_gen_event_constraintscounter1_constraint__UNIQUE_ID_addressable_fixup_ht_bug_771group_caps_gengroup_caps_lbrgroup_format_evtsel_extgroup_format_acrgroup_defaulthybrid_group_cpusintel_hybrid_cpus_attrsdev_attr_cpusformat_attr_hybrid_offcore_rspformat_attr_hybrid_ldlatformat_attr_hybrid_frontendformat_attr_hybrid_snoop_rspformat_attr_hybrid_in_txformat_attr_hybrid_in_tx_cpevent_attr_tx_start_adlevent_attr_tx_abort_adlevent_attr_tx_commit_adlevent_attr_tx_capacity_read_adlevent_attr_tx_capacity_write_adlevent_attr_tx_conflict_adlevent_attr_cycles_t_adlevent_attr_cycles_ct_adlevent_attr_mem_ld_arl_hevent_attr_mem_st_arl_hevent_attr_mem_ld_adlevent_attr_mem_st_adlevent_attr_mem_ld_aux_adlevent_attr_slots_adlevent_attr_td_retiring_arl_hevent_attr_td_bad_spec_arl_hevent_attr_td_fe_bound_arl_hevent_attr_td_be_bound_arl_hevent_attr_td_heavy_ops_adlevent_attr_td_br_mis_adlevent_attr_td_fetch_lat_adlevent_attr_td_mem_bound_adlevent_attr_td_retiring_lnlevent_attr_td_bad_spec_adlevent_attr_td_fe_bound_lnlevent_attr_td_be_bound_lnlevent_attr_td_retiring_adlevent_attr_td_fe_bound_adlevent_attr_td_be_bound_adlintel_pmu_attrsformat_acr_attrsformat_evtsel_ext_attrslbr_attrsintel_pmu_caps_attrsformat_attr_acr_maskdev_attr_freeze_on_smidev_attr_pmu_namedev_attr_branchesdev_attr_branch_counter_nrdev_attr_branch_counter_widthevent_attr_tx_startevent_attr_tx_abortevent_attr_tx_commitevent_attr_tx_capacity_readevent_attr_tx_capacity_writeevent_attr_tx_conflictevent_attr_cycles_tevent_attr_cycles_ctevent_attr_slotsevent_attr_td_retiringevent_attr_td_bad_specevent_attr_td_fe_boundevent_attr_td_be_boundevent_attr_td_heavy_opsevent_attr_td_br_mispredictevent_attr_td_fetch_latevent_attr_td_mem_boundevent_attr_mem_ld_hswevent_attr_mem_st_sprevent_attr_el_startevent_attr_el_abortevent_attr_el_commitevent_attr_el_capacity_readevent_attr_el_capacity_writeevent_attr_el_conflictevent_attr_mem_st_hswevent_attr_tx_capacityevent_attr_el_capacityevent_attr_td_slots_issuedevent_attr_td_slots_retiredevent_attr_td_fetch_bubblesevent_attr_td_total_slotsevent_attr_td_total_slots_scaleevent_attr_td_recovery_bubbles_scaleformat_attr_frontendformat_attr_offcore_rspformat_attr_ldlatformat_attr_snoop_rspformat_attr_in_txformat_attr_in_tx_cpformat_attr_eventformat_attr_umaskformat_attr_edgeformat_attr_pcformat_attr_anyformat_attr_invformat_attr_cmask__UNIQUE_ID_addressable___SCK__WARN_trap_751.12__UNIQUE_ID_addressable___SCK__WARN_trap_750.13format_attr_umask2format_attr_eqformat_attr_metrics_clear__UNIQUE_ID_addressable___SCK__WARN_trap_707.14__UNIQUE_ID_addressable___SCK__x86_pmu_drain_pebs_706.15__UNIQUE_ID_addressable___SCK__intel_pmu_update_topdown_event_705.16__UNIQUE_ID_addressable___SCK__x86_pmu_drain_pebs_704.17__UNIQUE_ID_addressable___SCK__x86_pmu_drain_pebs_703.18__UNIQUE_ID_addressable___SCK__intel_pmu_update_topdown_event_702.19__UNIQUE_ID_addressable___SCK__intel_pmu_set_topdown_event_period_701.20__UNIQUE_ID_addressable___SCK__x86_pmu_set_period_700.21__UNIQUE_ID_addressable___SCK__x86_pmu_update_699.22__UNIQUE_ID_addressable___SCK__intel_pmu_enable_event_ext_698.23__UNIQUE_ID_addressable___SCK__intel_pmu_enable_acr_event_697.24__UNIQUE_ID_addressable___SCK__intel_pmu_enable_event_ext_696.25__UNIQUE_ID_addressable___SCK__intel_pmu_enable_acr_event_695.26__UNIQUE_ID_addressable___SCK__x86_pmu_pebs_enable_694.27__UNIQUE_ID_addressable___SCK__intel_pmu_update_topdown_event_693.28__UNIQUE_ID_addressable___SCK__x86_pmu_pebs_disable_692.29__UNIQUE_ID_addressable___SCK__intel_pmu_disable_event_ext_691.30__UNIQUE_ID_addressable___SCK__intel_pmu_disable_event_ext_690.31__UNIQUE_ID_addressable___SCK__x86_pmu_set_period_689.32__UNIQUE_ID_addressable___SCK__x86_pmu_update_688.33__UNIQUE_ID_addressable___SCK__x86_pmu_pebs_enable_all_685.34__UNIQUE_ID_addressable___SCK__x86_pmu_pebs_disable_all_682.35event_attr_td_fe_bound_sktevent_attr_td_retiring_sktevent_attr_td_bad_spec_cmtevent_attr_td_be_bound_sktevent_attr_td_fe_bound_tntevent_attr_td_retiring_cmtevent_attr_td_be_bound_tntevent_attr_mem_ld_grtevent_attr_mem_st_grtevent_attr_td_retiring_tntevent_attr_td_bad_spec_tntevent_attr_td_total_slots_glmevent_attr_td_fetch_bubbles_glmevent_attr_td_recovery_bubbles_glmevent_attr_td_slots_issued_glmevent_attr_td_slots_retired_glmevent_attr_td_total_slots_slmevent_attr_td_total_slots_scale_slmevent_attr_td_fetch_bubbles_slmevent_attr_td_fetch_bubbles_scale_slmevent_attr_td_slots_issued_slmevent_attr_td_slots_retired_slmevent_attr_mem_ld_snbevent_attr_mem_st_snbevent_attr_mem_ld_nhm__UNIQUE_ID_addressable___SCK__apic_call_write_626.36.LC0.LC1.LC9.LC10.LC15__SCT__intel_pmu_disable_event_ext__x86_return_thunk__SCT__intel_pmu_set_topdown_event_periodx86_perf_event_set_period__SCT__intel_pmu_update_topdown_event__SCT__intel_pmu_enable_acr_event__SCT__intel_pmu_enable_event_extthis_cpu_offcpu_hw_events__tracepoint_write_msr__SCT__x86_pmu_pebs_disable_allintel_pmu_lbr_disable_alldo_trace_write_msrintel_pmu_disable_btsx86_pmuboot_cpu_datax86_perf_event_updateperf_is_hybrid_raw_spin_unlock_irqrestore_raw_spin_lock_irqsaveemptyconstraint_raw_spin_unlock_raw_spin_locknr_cpu_idscpu_info__per_cpu_offset_find_next_bitintel_event_sysfs_showx86_event_sysfs_show_printksnprintfbitmap_print_to_pagebuf__max_smt_threadscpus_read_lock__cpu_online_maskkfreecpus_read_unlock__ref_stack_chk_guardkstrtoboolon_each_cpu_cond_mask__stack_chk_failkstrtoullmutex_lockmutex_unlocksprintfis_intel_pt_eventintel_pmu_pebs_sched_taskintel_pmu_lbr_sched_taskfini_debug_store_on_cpufini_arch_pebs_on_cpux86_pmu_enable_event__x86_indirect_thunk_r10__SCT__WARN_trap__sw_hweight64perf_report_aux_output_idx86_match_min_microcode_revcpu_numberx86_get_pmuperf_pmu_reschedmsr_set_bitmsr_clear_bit__x86_indirect_thunk_raxx86_add_exclusivehw_perf_lbr_event_destroyx86_pmu_hw_configintel_pmu_late_setupintel_pmu_pebs_late_setupis_x86_eventintel_pmu_pebs_delintel_pmu_lbr_delintel_pmu_lbr_addintel_pmu_pebs_addsysctl_perf_event_paranoidcapablesecurity_perf_event_openintel_pmu_setup_lbr_filterintel_pmu_lbr_enable_allintel_pmu_enable_bts__SCT__x86_pmu_pebs_enable_allintel_pmu_lbr_readmemcpy__tracepoint_read_msrdo_trace_read_msrintel_pmu_drain_pebs_buffer__tracepoint_rdpmcdo_trace_rdpmc__SCT__x86_pmu_update__SCT__x86_pmu_set_periodintel_get_arch_pebs_data_configperf_event_update_userpageirq_stat__SCT__x86_pmu_drain_pebsperf_event_overflowintel_pt_interruptintel_pmu_lbr_save_brstackintel_bts_disable_localintel_pmu_drain_bts_bufferintel_bts_interruptintel_bts_enable_local__x86_indirect_thunk_rdx__SCT__apic_call_writeperf_event_print_debuglbr_from_signext_quirk_wrinit_debug_store_on_cpuinit_arch_pebs_on_cpuintel_pmu_lbr_resetcpu_sibling_mapcheck_hw_existsx86_pmu_show_pmu_cap__SCT__x86_pmu_pebs_disable__SCT__x86_pmu_pebs_enableintel_pmu_save_and_restartx86_get_event_constraintsunconstrainedvlbr_constraintintel_pebs_constraintsbts_constraintintel_cpuc_preparenuma_nodekmalloc_caches__kmalloc_cache_node_noprofalloc_arch_pebs_buf_on_cpuintel_cpuc_finishrelease_arch_pebs_buf_on_cpuintel_pmu_initx86_schedule_eventsintel_pmu_lbr_reset_64intel_pmu_lbr_read_64intel_pmu_lbr_saveintel_pmu_lbr_restoreintel_pmu_lbr_reset_32intel_pmu_lbr_read_32intel_pebs_initintel_pmu_lbr_init_nhmintel_westmere_pebs_event_constraintsintel_pmu_pebs_data_source_nhmp6_pmu_initp4_pmu_initx86_pmu_handle_irqx86_pmu_disable_allintel_pmu_lbr_init_atomintel_atom_pebs_event_constraintsintel_pmu_lbr_init__SCT__perf_snapshot_branch_stack__SCK__perf_snapshot_branch_stack__static_call_updateintel_nehalem_pebs_event_constraintsintel_pmu_lbr_init_snbintel_snb_pebs_event_constraintsintel_pmu_lbr_init_coreintel_core2_pebs_event_constraintsintel_pmu_lbr_init_sklintel_skl_pebs_event_constraintsintel_pmu_pebs_data_source_sklintel_grt_pebs_event_constraints__SCK__intel_pmu_enable_acr_eventintel_pmu_pebs_data_source_cmtcmt_latency_dataintel_icl_pebs_event_constraints__SCK__intel_pmu_update_topdown_event__SCK__intel_pmu_set_topdown_event_period__kmalloc_cache_noprofstatic_key_enableintel_glc_pebs_event_constraintsintel_pmu_lbr_init_knlintel_slm_pebs_event_constraintsintel_pmu_lbr_init_slmintel_pmu_lbr_init_hswintel_bdw_pebs_event_constraintsintel_hsw_pebs_event_constraintsintel_ivb_pebs_event_constraintsknc_pmu_initintel_pmu_arch_lbr_init__SCK__intel_pmu_disable_event_ext__SCK__intel_pmu_enable_event_extlnl_latency_dataintel_lnc_pebs_event_constraintsintel_pmu_pebs_data_source_lnlgrt_latency_dataintel_pmu_pebs_data_source_adlintel_glm_pebs_event_constraintsintel_pmu_pebs_data_source_grt__kmalloc_large_noprofarl_h_latency_dataintel_pmu_pebs_data_source_arl_hintel_pmu_pebs_data_source_mtlevents_hybrid_sysfs_showdevice_show_stringevents_sysfs_show__SCK__WARN_trap__SCK__x86_pmu_drain_pebs__SCK__x86_pmu_set_period__SCK__x86_pmu_update__SCK__x86_pmu_pebs_enable__SCK__x86_pmu_pebs_disable__SCK__x86_pmu_pebs_enable_all__SCK__x86_pmu_pebs_disable_allevents_ht_sysfs_show__SCK__apic_call_write @IU pgL(/ 6 BPh; F z        g |v {    D  - > s   | |   `     , A F Q Z _ f w |        " ghv (   O <Yj Lt#4JY  r  h. 9 &x>^  &     OD[gs D `d' 0GPvhn 7 @<C^ &civ &H{S X !T"^"h""" "## , "# 4#z#$$$$ , %"%)%i%~%% , %%%%%& &&T&&!'  m'''' (k((h(hQ)}) ))))**  **  *+++,@,Z,,,, , P-g-Ty--   . ./.4.L.Q.l...>/h0001O1222"3L03L3X44$4445V5]5 i5r5516X6_6 e6 y6 6 66 66 6D7 7  7 777 V8f88 88 9/9D9 V9p9999 999:.:o:v: :: : : ; ; 8;E;L;_; ; ; ;  <  Q<  g<,<  <  <<<="= := P= j=  ==  =  =  =, >>D>N> e>z>>> ?D???? +@@AmAAA AA AB  qBB$BCC#C*C1CGCCCCCCD D D  0DD  D[EbE iEuEEE FFFGSGiGyGGGGH$H +H TH$HHHHHIPIaIIIII IWJJJJKLKKKKK L,LSLLLLL)M1M\8M zMMM MMM PNNNNN NN N N4 NN &N7O>OROlOsOO PP#P5PPPDP P C    E    5nA>~>~>0^cE Ms#Po?U >E~o6 d o H!! "="""#$$%=&J&z&&&s,233334b444#5/555=7k99;>@cDEEG[GHHKpNTSSTV_[J\V\](]_(_+`N`;a]aaaacdee8fWfffggg hhhiiiZj,kWl_l4lRm@  (0 8 @ H`  p @H` @`  (@@P` ` ` 0`p ` @(08@HP@Xwww((@FPwhObwnww(@Pwhw&w&0 (@HP``pww&w&  (@ 0 8@H P X@ ` w&(w&@ 9 w( &@ JP wh &  `      @   w & (0 wH &@` Jp w &p    @    @  [ w( m@ P wh   w   w   w( &@ (P wh & 9 w & J w &0  w( @ H P `X  ` h p `x      @   (@`h @`h` p  0@`H``(p` x` >x@ G \0`@nP `wp x @`@,,++ @+(+0*8*@@*`hpyy@ `(0@8@H PX@`h@,,++@+y 0yH`pyy@@ (@08PX-@--.-,,y(Fy(O@Pyhnyyy(@Pyhbyn0yy(@Pyhyy<y(R0@@H`P `px````@  0@P``p`@ @   $ 0P@2 P`p `5 ; ?  C ` F 0@ P`K p ``   0yHQ `Jpyg (y} @"`  ! 90 yH  ` Jp y  !   y  !!y(! @!@"H!"P!!X!!!!y! !9!y! "J"y(" @"(P"yh". "$"#"#"@#"""#"C "y"X #c #y(#y @# P#yh# # #y# # #y# $ $y($ @$%H$%P$@%X$%`$$h$$$c $y$ $C $y$ %% %y(%A @% P%yh%C % %y%A % %y% ).)`.*-*@-*-*. *-(*,0*,@*[P*yh*m**y***y*++y(+@+P+yh+Y +(+y+o +9+y+ ,J,y(, @,P,yh,,&,,A ,L, ,,&, - -y(- @-c P-yh- -C -y- - --A -L. .(. 0.& @..`.p.y...y.R..y/; \!  (08@IHJPLX`hpI xJ L TUW444{4|4~4555======X X(X0Z8Z@ZHePeXe` ih ipixiii0  p(08 @HPPX`h0pPxp``  `  P0 P    P  ( 08@@HPPX`hpPxPP@p00 (08`@H PPX`h px  """$0%%`&&223 44@5@66 P7(80p888@@:H >P ?X?`AhCpFxGpIM0STZ ]apa bpee`ffgghhii`j  l(pl0m8`]_ 6&8&&&$4(40545<5@5H6L6T6X6`}7d7l7p7x7|7*8,8789899h;j;>>>>@@@@BB)B+BFBHBVB XBBB B$B,_C0aC8vC<xCDDHDPKETME\E`Eh(Gl*Gt5Gx7GGGGGHH(I*I?IAILLLLMMMMNNNN`OdOOOGP KP(Q,Q4R8R@)RD+RL7RP9RX`R\bRdmShrSpStS|SSBTDT4U6U{W}W\\\\``````IaKa}  _z :v $(0A48@DHPTX`dhptx,QyGSk_VkAw, $(048@8&DA&H P&T&X `'dr*hp(t-xI)-*u),)/*-,*1.1'.0D.0d.1.1 .$2(0G1418@4D4H P5T'5X `a5d5hp5t5x 6&6 66 77 77  77 ,8L8 98\8 9: g:;:; :$;(0:4=8@:D;HP;TC=X`Z;d;hpt;t/=x  <]=I<=Y<w=<=<=>> >? @ A @@ $AXA @A$sA( 0B4B8 @+BDBH PHBTCX `XBdCh pBt Cx BC aCC xCC DnDDE  MEE EE *GoG 7G_G GG G$G( 0H4H8 @*IDYIH PAITHIX `OJdKhpLtLx LL FMQWMPMEQ M1Q  NtN 'NP  NQNQdOR O$R( 0P4R8@MPDSH PRTRX  `RdRh p+RtiRx CRS  bR|R rSS  SS SXT  DTrT TW6U9W HUWUjUW W$X(  0JY4iZ8@\D\H P\T]X ``d`h p`t`x `` Kaaa aaaajjMmVmI      $(048@DHPTX`dhptx,.9;RT    ! %  " %  L"$ %( 0 _"4 k%8 @ "D Q%H P "T 7%X ` "d %h p "t %x  C# $  # $  # $  # $  # P$  # $  $ j$  & (9  & 9  8' 8  K'$ 9( 0 '4 98 @ 'D 9H P q(T v9X ` (d \9h p (t B9x  ) l:  ') R:  :) :  }* *  * *  * *  * *  * *  * *  , ,  b-$ V;( 0 -4 <;8 @ -D ";H P .T ;X ` (.d :h p ;.t :x  N. :  . :  . r8  1/ X8  H/ >8  [/ $8  n/  8  / 7  / 7  0 7  N0$ 8:( 0 04 :8 @ 0D :H P 0T 9X ` 0d 7h p 1t 1x  2 2  2 2  2 2   3  3  3 3  $3 &3  4 7  4 n7  25 T7  E5 :7  5$  7( 0 54 78 @ A6D 8H P X6T 8X ` k6d 8h p ~6t 8x  )< L<      0( 0 8 0@ @H PP @X P` `h pp x   PP     P    ` 0 @ P ` p    ( 0 8 @PH PPX `Ph p x  0 p  @ P ` p             0  @( P0 `8 p@ H P X ` h p x       0 @ P ` p            ( 00 @8 P@ `H pP X ` h p x       0 @ P ` p        PP# ( 0 8 @ H P 0XP#` h @p Px ` p    P(           0 @ P `  p( 0 8P-@ H P X ` hP2p x     0  @  P  `  p             P7P< ( 0 0P<8 @ @PAH P P ` X p ` h p x        PF  0  @  P  `  p         ( 0  8 @ 0 H @ P P X ` ` p hPKp x            0  @  P  `  p  PP("  )0- p488 g & @ H @ &0 GZ &`a`l(08  4Ku & & 0,! (, 1=K4 &8 *. 59 M@D @KO 8V Z 0]a(e Zl8p @%w@{ $H 8P 0 X 0` 2h 8   0b   h p  +/ 0l6: TAE  LP  mW[ bf 0mxh| 9p :x ; <       '4@P<x<h =p >t?LH p % @ @ =  AB@ ` A C @px D   ' @.. p?x|  G H G  P( 4` "h 8     0b    ! @%  , h0 7 p; B F 0lM Q TX \  c g  mn y h} 9 p : x ;  <      @  I  @ `   J  0  4 (@ E Q X @ _ f |m t |{ | \       h  < 4 D 8  )E *L p   @ R @  S  ? [  @ c @!   A `@T g#+@/  6: @AKdSW pf\vL|[  @H  p   ATL,  , & @  `< U"& -1 8`< 2CG eLVSt_tjrv g} P60 p& <   P  0 & @  ` %\[dPh ozd  @   A@ W@  0?   X #N* 1 F8  =YD K UY Z` @gk ep[  @  @ A p    0TL @ `8 &* [59 @@K`O 2VZ  gakdqVx ?  \N F  ]N O2d^ _ $ FX_ f {h o @{ k  AT N@   d f# L   " `W b^ `dos `x ?  \[P dN F  ]N @ @   A1@5  4>B `HR]Lck pw ~ `` 2  0  h V    @  A   `a &`%-@1  8< bCG L|  2d^ _   +U@ G  N @] ` j Av } @$ `c "@   b L  @+ 2 A> O pV `Adk rAt P A [A,H dL  @ & e     ` 2!% e,P0 @5~L[  @ 0 p ,  AH    P  dL  $@( '1 8< fCG RV  ]`a 2hl esPw }cL `H @ @ '<  A@P ! ( /@3 :> gIM  S[bpk \i %  j N C  k N' +, 8 ? RE S X g 4PB4 H4[P4X4c4n4x4d44N4 F4 4 ]4N4 @4<4 @44 A45 5$:5 HA5  4M5 T5 `Z5d5o5z5 `5[5P5 555d55 @55 5$6 A 66  #6dI6 @`6 Hg6  s6 z6 W6 6 666 6  6 6  6  6 6v6 67 A-7 @G7 a7 H{7 A7 @7 7 @7 7 H8 18 K8 He8 @8 A8 8 8 H8 @9 H9 A59 @O9 @i9 A9 @999 9 : H+: @E: A_: y: H: : @: : : H; /; HI; Ac; @;;; &;@;  < <  <.<3<]< `7d< Lk< Mp<N=#PqPXEgF hs'J $(0J 48@SDHPnTX`Udhp4tx|45==RXZe iis!! OZbdm]PP P *..P83.<PFP.JPTTXPbTfP#pVYtP#~cP(P-TP2r'P7r'P<'P<'PA,PF1PK2<PPW89ut TWs' 9` &`& zzz {(\0{8{@\H]P|X}`khXpkxX~\jj|}(8HXhx@`js(|HoXzhx.symtab.strtab.shstrtab.rela.text.rela.data.bss.rela.static_call.text.rela.discard.annotate_insn.rela.initcall4.init.rela__patchable_function_entries.rela__ex_table.rela__jump_table.rela.discard.annotate_data.rela.init.text.rodata.str1.1.rela__bug_table.rela.smp_locks.rodata.str1.8.rela.altinstructions.rela.altinstr_replacement.rela.altinstr_aux.rela.rodata.rela.discard.addressable.rela.init.data.rela.init.rodata.data..read_mostly.comment.note.GNU-stack.note.gnu.property @om@HQ.+m= &@@"87.1.;(6@xYx.RثM@Y.nhi@^. p@~@^ .  @xk . @xw=.@@.@<@@.2Y ; @L.\@Q.2x2b -@`R.HlUC@U0.c$^@ V. v q@V." ~@Wp.$!@Y.& " @Z.(? 0P[(x[x[ [`</ 9[