ELF>@@HHATAUHSuLHc<H8HH HHy7H H;8x*LcsHuHu[1]A\[]A\ULHAWL8AVL AULLATALSHHH0eHHD$(1H|$HD$HD$DHD$Ar)HD$(eH+HeD[A\A]A^A_]DLDD$LLLH|$LH|$DD$HLuHHHǃ0HǃDD$\fAUATIUSHHu8LH5@HxHtM[]A\A]HHtHLoPMuL/HLHH 놐HHtHH_PHuHHHHH []A\A]HH HfUHAWAVAUAATISHH eHHD$1AKN4KH$HD$I$ I$LHL,$Ic$<I$8HH HHy.H I;$8x LksHLH I;$8yHD$eH+He[A\A]A^A_]DI(I<$HtHLPMuL?LLHH 5I<$HtHLPMuL?LLHH ff.AWAVLAUILATUHS1I HHLt%H]sLLHHLu[L]LA\A]A^A_fDAWAVAUATLPUSHLLHLHLsXHCXMHK`LHLHL$HHSpLǃHH$H$HL$HLu1LLLHtkHHL[]A\A]A^A_HCpHLHC`HBHAHCpHBLǃLLH[]A\A]A^A_ff.ATAUHS<H8 2H Hc<HH+8HH9}LcsHHB[]A\ff.@USHHt[]H;H;9H;tÐH;HtHH_PHuHHHH []fPf w&t[1f Hƒf HHD HHcHH H9p9p } H$H9u1HHPf w&tZ1f Hƒf HHD HHcHH H909p} H$H9u1HHfAVAUATIUSG <P<ۃ fP v@LE1@DEI<$IHLL!ID [L]A\A]A^USHG t=H?H3HtHv[H1]DH;DHHH߾DDHH;D1HHH߾D[][]ff.AU@ATUSHL'H;@HH@H߉%`=@kI(L@C uDHH;DHHDH߉H߃N@HH;@HH@H߉@HH;@HH@H@HH;@AAjHǹ@@@HAZEtH;HtHH LHHH[H]A\A] _HH; _HH _H߉@HH;@HH@H@HH;1Ҿ@HH@HC 4[]A\A]@HH;@HHHH@%H@H@HH;E1A1jHǺ@@H߉XNH;HtHH1ff.AVAUATUSH7HHtHv1H{HHHHIHHhH9t$tmHEHHHhH9uܾTHH;THHTH߉ `HH; `HH `H߉[@`HH;@`HH@`H߉@``HH;``HH``H߉DHHDH;DHHDH߉PHH;PHHPH߉tC FP HH;P HHP H߉OHH;HHH߉*pHH;pHHpH߉L)@HH;@HH@H߉@HH;@ HH@H@HH;E1AjHǹ@@H߉ZtH;HtHH@HH;@HH@H߉@HH;@HH@H@HH;1Ҿ@HH@H@HH;AA1jHǺ@@@H߉XtH;HtHHC  _HH; _HH _H߉H߃ L@Bd _HH; _HH _H߉trM9AdIC uDHH;DHHDH߉u@HH;@HHHH@ @HH߾@@HH;@1HHH߾@[]A\A]A^pCDhAHHtHzDHHYH;HtHH DHH;DHHDH߉PHH;PHHPH߉uCH;HtHHK HH; HHHH H HCH;xHtHH+CH;HtHHGCH;[HtHHbCH;DHtHHCH;HtHHCH;HtHHCH;!HtHHCH;HtHH{CH;HtHHCH;HtHHHtHzLwPMt'DLHH HLL7ԐHtHHoPHuH/HHH HtHHoPHuH/HHH zHtHHoPHuH/HHH HtHHoPHuH/HHH HtHHoPHuH/HHH HtHHoPHuH/HHH nHtHHoPHuH/HHH oHtHHoPHuH/HHH (HtHHoPHuH/HHH HtHHoPHuH/HHH &HtHHoPHuH/HHH ATL`USHLHZL[]A\DAUL`ATUSHL HHIăuCHuŃu%@9DtLHt-D[L]A\A]@uċHLHDHLL[]A\A]H;HtHH_PHuHHHHH [L]A\A]H/fUH`SHH HHt9HHt1H[]DH[]H;HtHH_PHuHHHHH ff.@AUATUSHL`LIHu HrLL[]A\A]ff.AUATAUSHHt4L`HLDHu#LHH1[H]A\A]DHu!DHLH[]A\A]LAWAVIAUAATUSHL`HLIĸdHEB[HtXL 09Lʼn0LMt LHHLH[]A\A]A^A_DH^H8LLL붐H;HtHLoPMt0L$HLHH L$4L/ff.fUHAVL8AUATL`SHLHH eHHD$1H$HD$LHǃMtoH LHHLHHLǃ0LHHD$eH+uHe[A\A]A^]Lff.ATL`USHLHLH[]A\fDAVAUAATIULSHL.rJHL`LHu HLM,$[]A\A]A^H?HtHLwPMuL7HLHH uAVAUAATIUHSLL.r6LHtLm[]A\A]A^[1]A\A]A^H?HtHLwPMuL7HLHH ff.AVAUIATIUHպLSHt\1M$` HHLt9H]sLLLLI]HHLu[]A\A]A^I<$HtHH_PHuHHHHH bff.AU1ATL8US,HD$€`,0PfvpAEt E1AE1H3HtHvAH1HE%@GxGHAH#Wf @H @\E9sAAt8H;E9\ARHtHHE1HEAAALJH1DH`HHE11ɺ HHHHǃHHHHL[]A\A]ApH3AHfAH11H=HAH#W@A @E1HtHDHf w*HH#Wu*Af+E11AAfDH8AWAVAUAATDUSHH0eHHD$(1HHDp(DDH3HtHvEH1E1H`HHD$@HD$HH@(LrH HH; IHLL %I$ HUHH;UIHLLU%I$UHBHH;BHHBHPGH3HtHv1HMIAƃ?IEEHADH;DHHDHANHcH?SLHL!DHAƃ?v2HIA׃?A0QHL$DH;DIHLDL%IDHL$H;HtHLoPMuL/HLHH XfDAVAUATL`USHHPƇ8f eHH#GuDf  G XG fG t1{H@ @HPHLHKHu KHPL,HPuNHXHLHKH)u KHLHXL<H8~)HHH HHc<H+8HH9|Lƃ8H[]A\A]A^@NHPH;HtHHoPHuH/HHHH LHHHHHIH3HtHvH1LHHHLH;H;2H;HLHHHHHǃ@I¸fDLHƃED@H3HtHvH1LHN:11{H@`LHHHHHHLHHfP eH@H@H;@HH@H߉ tH;HtHHxl0H;HtHHH;HtHHoPHt(HHHH -H/H;HtHHw@bHH;@bHH@bH߉*D@A A AƃED@HHHDp,A`DH;DHHDH߉ @ t  @1LH-!HH;!HH!HAAH߉t$t$D@@OH;HtHHoPHuH/HHH ff.ATUS,HHPHLJPt7HHHǃ0uHHH[]A\HLJXL`LKHKLH됐H;HtHLgPMuL'HLHH HH[]A\ff.ATL`UHLSHc<H8HH HHxbH@uLCuEHHt6HHuIHtHv1HHHH H;8y[L]A\f.UH`SHHLJPHH߾KHH[]ff.ATUSHPHuPHL`LHKHu KHLHP[]A\H?HtHHoPHuH/HHHH of.ATAUH`SHHLJPHKHHHHu E,tgHPf v!`tHyƃ9[]A\HH#StV`tHƃ9[]A\HǃXHKHHHdf u`wH1HfP weHHH߾HHH HH[]A\1HATUS9HuZHPujHL`LHKHu KHjLHP[]A\ƃ9[]A\H?HtHHoPHt(HHHH XH/DU@SHfP wHH#CtHC=v$[]fC tHC=wܾ HH; HHHH  HH߾ []ff.USfP HwHH#Gt'HHC=vZH[]fG tH/HHuH1HSHHC=w HH; HHHH $HH߾ H[]A1\f.HfP v`uIHHH#Gt`tH<$H<$HfG uHH<$H<$HHff.fUSfP HwPHH#GufG uf[]H߾|HtHtH[]H߾HtHu?tH/Ht;HuH1HXHH[]H[]1AWL`AVAUIATILUSHHLI$PHHDHHLHA$<E1IcHI$8HHL1HH HHLt7HHsAHHLHHLuAE9$<t[L]A\A]A^A_DUHSHtPLt +[]H}HtHH_PHuHHHHH []ff.UHS0HtPLt +[]H}HtHH_PHuHHHHH []ff.UHSHtPLt +X[]H}HtHH_PHuHHHHH /[]ff.fUHSHtPLt +X[]H}HtHH_PHuHHHHH 5[]ff.fUHSHtP Lt +X[]H}HtHH_PHuHHHHH A[]drm_WARN_ON(power_domains->async_put_wakeref)drivers/gpu/drm/i915/display/intel_display_power.cdrm_WARN_ON(!queue_delayed_work(system_unbound_wq, &power_domains->async_put_work, msecs_to_jiffies(delay_ms)))%s %s: [drm] Use count on domain %s is already zero %s %s: [drm] Async disabling of domain %s is pending %s %s: [drm] ISP not power gated [drm] *ERROR* LCPLL not locked yet [drm] *ERROR* Switching back to LCPLL failed %s %s: [drm] CRTC for pipe %c enabled [drm] *ERROR* CRTC for pipe %c enabled %s %s: [drm] Display power well on [drm] *ERROR* Display power well on %s %s: [drm] CPU PWM1 enabled [drm] *ERROR* CPU PWM1 enabled %s %s: [drm] CPU PWM2 enabled [drm] *ERROR* CPU PWM2 enabled %s %s: [drm] PCH PWM1 enabled [drm] *ERROR* PCH PWM1 enabled %s %s: [drm] Utility pin enabled in PWM mode [drm] *ERROR* Utility pin enabled in PWM mode [drm] *ERROR* PCH GTC enabled [drm] *ERROR* Switching to FCLK failed [drm] *ERROR* LCPLL still locked [drm] *ERROR* D_COMP RCOMP still in progress drm_WARN_ON(power_domains->domain_use_count[domain] != 1)drm_WARN_ON(((__builtin_constant_p(domain) && __builtin_constant_p((uintptr_t)(power_domain_set->mask.bits) != (uintptr_t)((void *)0)) && (uintptr_t)(power_domain_set->mask.bits) != (uintptr_t)((void *)0) && __builtin_constant_p(*(const unsigned long *)(power_domain_set->mask.bits))) ? const_test_bit(domain, power_domain_set->mask.bits) : _test_bit(domain, power_domain_set->mask.bits)))drm_WARN_ON(!bitmap_subset(mask->bits, power_domain_set->mask.bits, POWER_DOMAIN_NUM))Adjusting requested max DC state (%d->%d) [drm] *ERROR* Unexpected value for enable_dc (%d) %s %s: [drm] Invalid set of dbuf slices (0x%x) requested (total dbuf slices 0x%x) %s %s: [drm] DBuf slice %d power %s timeout! drm_WARN_ON(((&(display)->info.__runtime_info)->step) == STEP_NONE)Unknown memory configuration; disabling address buddy logic. toggling display PHY side reset %s %s: [drm] VED not power gated [drm] *ERROR* CDCLK source is not LCPLL [drm] *ERROR* LCPLL is disabled [drm] *ERROR* LCPLL not using non-SSC reference drm_WARN_ON(power_domains->init_wakeref)drm_WARN_ON(power_domains->disable_wakeref)BIOS left unused %s power well enabled, disabling it drm_WARN_ON(!domains || domains->ddi_io == POWER_DOMAIN_INVALID)drm_WARN_ON(!domains || domains->ddi_lanes == POWER_DOMAIN_INVALID)drm_WARN_ON(!domains || domains->aux_io == POWER_DOMAIN_INVALID)drm_WARN_ON(!domains || domains->aux_legacy_usbc == POWER_DOMAIN_INVALID)drm_WARN_ON(!domains || domains->aux_tbt == POWER_DOMAIN_INVALID)%s %s: [drm] %sdomainMissing case (%s == %ld) ?Failed to write to D_COMP Current CDCLKEnabling package C8+ %s %s: [drm] SPLL enabled [drm] *ERROR* SPLL enabled %s %s: [drm] WRPLL1 enabled [drm] *ERROR* WRPLL1 enabled %s %s: [drm] WRPLL2 enabled [drm] *ERROR* WRPLL2 enabled %s %s: [drm] Panel power on [drm] *ERROR* Panel power on %s %s: [drm] PCH GTC enabled %s %s: [drm] IRQs enabled [drm] *ERROR* IRQs enabled drm_WARN_ON(!power_well)Allowed DC state mask %02x &power_domains->lockenabledisableUpdating dbuf slices to 0x%x Initial PHY_CONTROL=0x%08x Disabling package C8+ enableddisabledRuntime power status: %s Use countPower well/domain%-25s %s %-25s %d %-23s %d DISPLAY_COREPIPE_APIPE_BPIPE_CPIPE_DPIPE_PANEL_FITTER_APIPE_PANEL_FITTER_BPIPE_PANEL_FITTER_CPIPE_PANEL_FITTER_DTRANSCODER_ATRANSCODER_BTRANSCODER_CTRANSCODER_DTRANSCODER_EDPTRANSCODER_DSI_ATRANSCODER_DSI_CTRANSCODER_VDSC_PW2PORT_DDI_LANES_APORT_DDI_LANES_BPORT_DDI_LANES_CPORT_DDI_LANES_DPORT_DDI_LANES_EPORT_DDI_LANES_FPORT_DDI_LANES_TC1PORT_DDI_LANES_TC2PORT_DDI_LANES_TC3PORT_DDI_LANES_TC4PORT_DDI_LANES_TC5PORT_DDI_LANES_TC6PORT_DDI_IO_APORT_DDI_IO_BPORT_DDI_IO_CPORT_DDI_IO_DPORT_DDI_IO_EPORT_DDI_IO_FPORT_DDI_IO_TC1PORT_DDI_IO_TC2PORT_DDI_IO_TC3PORT_DDI_IO_TC4PORT_DDI_IO_TC5PORT_DDI_IO_TC6PORT_DSIPORT_CRTPORT_OTHERVGAAUDIO_MMIOAUDIO_PLAYBACKAUX_IO_AAUX_IO_BAUX_IO_CAUX_IO_DAUX_IO_EAUX_IO_FAUX_AAUX_BAUX_CAUX_DAUX_EAUX_FAUX_USBC1AUX_USBC2AUX_USBC3AUX_USBC4AUX_USBC5AUX_USBC6AUX_TBT1AUX_TBT2AUX_TBT3AUX_TBT4AUX_TBT5AUX_TBT6GMBUSGT_IRQDC_OFFTC_COLD_OFFINIT  i e              2 \  y   8 D \   r G % t   8"/5L#L;A 28L/5L#L;A/5L17A/5L88i915.import_ns=PWMGCC: (Debian 12.2.0-14+deb12u1) 12.2.0GNU6@xW  ~'0`j`2*aR0i`xsxH $l`H`w   .0 =E(wd@)0*1+`HH, 01D`~%7M_m/?P`y 6L_nx8;'@PTh~p #`` :"B ap! "# ' %C c &{        : Q f v  4  `;  `<- C  =B^ =z @>  ? @  A / ? U m B pC   `D    Er=  Frb Fs @Gs Gs intel_display_power.casync_put_domains_clear_domain__intel_display_power_is_enabledintel_display_power_grab_async_put_refqueue_async_put_domains_workintel_display_power_domain_str.part.0__intel_display_power_put_domainCSWTCH.113release_async_put_domainsintel_display_power_put_async_work__intel_display_power_get_domain.part.0assert_isp_power_gatedisp_ids.0intel_port_domains_for_aux_chd11_port_domainsi9xx_port_domainsd13_port_domainsd12_port_domainsintel_port_domains_for_portintel_pch_reset_handshakehsw_write_dcomphsw_restore_lcpllhsw_enable_pc8__key.1bxt_display_core_uninit.part.0icl_display_core_uninit.part.0bxt_display_core_initicl_display_core_initwa_1409767108_buddy_page_maskstgl_buddy_page_masks__UNIQUE_ID_modinfo794__UNIQUE_ID___addressable___SCK__might_resched2.3.LC2__x86_return_thunkintel_display_rpm_suspendedintel_power_well_is_always_onintel_power_well_is_enabled_cached__ref_stack_chk_guard__bitmap_or_find_first_bitcancel_delayed_workintel_display_rpm_put_raw__stack_chk_fail__msecs_to_jiffiessystem_unbound_wqqueue_delayed_work_ondev_driver_string__warn_printkintel_power_well_putintel_display_rpm_get_noresumeintel_display_rpm_putintel_display_rpm_get_rawmutex_lockmutex_unlockintel_power_well_getpci_dev_presentvlv_iosf_sb_getvlv_iosf_sb_readvlv_iosf_sb_putintel_dmc_wl_getto_intel_uncore__x86_indirect_thunk_raxintel_dmc_wl_putintel_pcode_write_timeout__drm_dev_dbgintel_uncore_forcewake_get__intel_wait_for_register_dev_errintel_uncore_forcewake_putintel_update_cdclkintel_cdclk_dump_configlpt_disable_clkout_dpintel_irqs_enabled__const_udelayktime_get__SCT__might_reschedusleep_range_stateintel_display_power_set_target_dc_statelookup_power_wellintel_power_well_is_enabledintel_power_well_enableintel_power_well_disableintel_display_power_get_current_dc_stateintel_display_power_getintel_display_rpm_getintel_display_power_get_if_enabledintel_display_rpm_get_if_in_use__intel_display_power_put_asyncintel_display_power_flush_workintel_display_power_put_uncheckedintel_display_rpm_put_uncheckedintel_display_power_get_in_setintel_display_power_get_in_set_if_enabledintel_display_power_put_mask_in_set__bitmap_subsetintel_power_domains_init__mutex_initdelayed_work_timer_fntimer_init_keyintel_display_power_map_initintel_power_domains_cleanupintel_display_power_map_cleanupgen9_dbuf_slices_updategen9_disable_dc_statesintel_cdclk_uninit_hwintel_pmdemand_program_dbufintel_dmc_disable_programintel_combo_phy_uninitgen9_set_dc_stateintel_cdclk_init_hwintel_enabled_dbuf_slices_maskintel_dmc_load_programintel_combo_phy_initintel_dram_infointel_snps_phy_wait_for_calibrationintel_power_domains_init_hwintel_power_well_sync_hwintel_power_domains_driver_removecancel_delayed_work_syncintel_power_domains_sanitize_stateintel_power_well_nameintel_power_domains_enableintel_power_domains_disableintel_power_domains_suspendintel_dmc_has_payloadintel_power_domains_resumeintel_display_power_suspend_latebxt_enable_dc9intel_display_power_resume_earlygen9_sanitize_dc_statebxt_disable_dc9intel_init_pch_refclkintel_clock_gating_initintel_display_power_suspendintel_display_power_resumegen9_enable_dc5skl_enable_dc6intel_display_power_debugseq_printfintel_power_well_refcountintel_power_well_domainsintel_display_power_ddi_io_domainintel_display_power_ddi_lanes_domainintel_display_power_aux_io_domainintel_display_power_legacy_aux_domainintel_display_power_tbt_aux_domain__SCK__might_reschedK()*+2,N+,-./0"1)2=3n4u  54 h 5  5 1O+h #,6+_4l t54 5079:.-; /l;y;<8 #`==U>g?v@4 H5 # #   #B #`x # #  # #`; AD B] Cz C E 3 A B C D- A5 BK C A B C D G A B, C; D[ Ac B| C D A B C D A B H D1 p6 IO JW Ki N A B C D A B C D A B# C0 DW A_ B{ C C D A B H D  IL \VFhMABCDABC.DCAKBdCsDABCDABCDAB4CCDbAjBCDABCDABC&D6NKASBlC{DABCDABHD !I.A6BOC^DkAsBCDABCDABHD7 <ISA[BtCDOPQABCDRP,A4BMC\DqAyBCCDABC/ 4IO TIfAnBCDABCD IAB;CYCfD I <I I  I3 X8I] bI I I I @ I'44 <5i4s {54 r54 54  5E4O hW5|4 54 x54 Z5!4+ (35X4b j54 5:;*:7UsVWX4  5T:aUqV;;4  5[":B;]:;8;;E9Z:;/;4 ($ ,5+:,. ; / +: ;A 0x : ; [ :!;2!49! hC! K!5!\!4! h! !5>"eg":y";"a"4" " "5# #F9$ H>$F$ $ $g$ h$ `$i% &%F% x%I2&+i& x&F&:&+!'A)'BB'Cf'Cp'Dz'A'B'C'D'O'A'B'C'D(  ( ,(4@( E(5m(4( (5(0(n(m(o(:(U(X);!)pF)nN)qX)mj)o):)U)X);)p)A)B)C *C*DA*s}*A*B*C*C*D*:*U+W +;+t+u<+m[+p+++s++,w,:,U&,W.,;D,td,u,m?-AG-Bc-C-C-D-A-B-C-C-+c.Ak.B.C.C.D.A.B.C /C/D_/Ag/B/C/C/D/xF0 #`0A0B0C0DA1pS1A[1Bw1C1C1D1v1y1A1B1C2C,2D>2AF2Bb2C2C2D2A2B2C2D2 3F73A?3B[3Cf3D3 #3A3B3C4C!4DH44O4 8Y4 a45v4035[>5:d5;5[5:5;5:5{ 6;Z64a6 k6 s656:6U6U6V6 6F6W6X6;7>7?#7@D7:Q7Ua7Uy7V7V7 &7F7;7s8:8U)8W68UA8WI8;Q8tY8u{8m8v8A8B8C8D8 8I9 h9I394:9 D9 L95n9 @s9I9A9B9C9D :A:B*:C7:D:V:A:B:C:D:p";4,; 4;5;_;};:;;;a<4< "< *<5v<:<V<<  <F<X?=:T=;=[=:=;=4> > >5d>:y>;>a>_?:,?;4?aT?n^?mp?ox?:?U?X?;?R??p@[$@:J@;d@z@4@ @ @5@A>AAFABbACACAAB B!BF1B9BSBA[BBwBCBCBDCCCCD BDF,DD:D YD aD jDD D D DDD E E$E:E #AE MEE4E 8 E E5dF4kF  uF }F5F4F  G G5G4G  G G5H4H ` &H .H5%'''j'L'''0'F8)/' 'H''6'' D FZ Da 's LJ 'D';;;''P'''82 ' a!'!'!'"'$j%l&;)R)r*'Q+v+'.D%6';8><8=;^=a='>'?'Z@'t@'A'ADBC0C'FCC'C6D@DwE;E'E'EF'F'F'G'fG'G'G'?H'0 ( 08P@H PXP`h pp x 0`PP  `!""%&(0) *p+4P; P<(=0p=80>@?H@PAXB``ChPDpExFF0GG| !!"P (08@HPX`h p xDxy{|@ACDR (08@HPX`hpx$%'(.[\^_e (08@HPX `7h8p:x;Anoqrx     (00183@4H!PO!XP!`R!hS!p!x!!!!"""""'I(J(L(M(V(((((.4e4 f4(h40i48@6@w6Hx6Pz6X{6`9hP9pQ9xS9T9;8;9;;;<;;.</<1<2<=>>> >x@@@@ @(E0E8E@EHEPIFXF`FhFpFxFGGGGjGGGGGG2H3H5H6H& &&$y(&04&<@&HAL&TX&`d&lp&x%|&\&&&&8&o&& &&1&P!&! &"& J($&,(0&8f4<&Dx6H&PQ9T&\9;`&h/<l&t>x&@&E&F&G&G&3H& (08@%H9PFXS``hmp|x+>Qdw (08@.H>PGXP`[h_pjxy! *(30<8E@KHRPYXe.symtab.strtab.shstrtab.rela.text.data.bss.rela__patchable_function_entries.rela.smp_locks.rodata.str1.8.rodata.str1.1.rela.discard.annotate_insn.rela__bug_table.rela.rodata.modinfo.rela.discard.addressable.comment.note.GNU-stack.note.gnu.property @CH@J&H,H6H1@X JS@c2@J r2TjL[@h