2025-04-29 03:30:34 [INFO] transceiver.py:125 Init transceiver 'BTS@172.18.169.20:5700'
2025-04-29 03:30:34 [DEBUG] data_if.py:31 Init TRXD interface (L:0.0.0.0:5702 <-> R:172.18.169.20:5802)
2025-04-29 03:30:34 [DEBUG] ctrl_if.py:29 Init TRXC interface (L:0.0.0.0:5701 <-> R:172.18.169.20:5801)
2025-04-29 03:30:34 [INFO] transceiver.py:125 Init transceiver 'MS@172.18.169.22:6700'
2025-04-29 03:30:34 [DEBUG] data_if.py:31 Init TRXD interface (L:0.0.0.0:6702 <-> R:172.18.169.22:6802)
2025-04-29 03:30:34 [DEBUG] ctrl_if.py:29 Init TRXC interface (L:0.0.0.0:6701 <-> R:172.18.169.22:6801)
2025-04-29 03:30:34 [INFO] transceiver.py:125 Init transceiver 'TRX1@172.18.169.20:5700/1'
2025-04-29 03:30:34 [DEBUG] data_if.py:31 Init TRXD interface (L:0.0.0.0:5704 <-> R:172.18.169.20:5804)
2025-04-29 03:30:34 [DEBUG] ctrl_if.py:29 Init TRXC interface (L:0.0.0.0:5703 <-> R:172.18.169.20:5803)
2025-04-29 03:30:34 [INFO] transceiver.py:125 Init transceiver 'TRX2@172.18.169.20:5700/2'
2025-04-29 03:30:34 [DEBUG] data_if.py:31 Init TRXD interface (L:0.0.0.0:5706 <-> R:172.18.169.20:5806)
2025-04-29 03:30:34 [DEBUG] ctrl_if.py:29 Init TRXC interface (L:0.0.0.0:5705 <-> R:172.18.169.20:5805)
2025-04-29 03:30:34 [INFO] transceiver.py:125 Init transceiver 'TRX3@172.18.169.20:5700/3'
2025-04-29 03:30:34 [DEBUG] data_if.py:31 Init TRXD interface (L:0.0.0.0:5708 <-> R:172.18.169.20:5808)
2025-04-29 03:30:34 [DEBUG] ctrl_if.py:29 Init TRXC interface (L:0.0.0.0:5707 <-> R:172.18.169.20:5807)
2025-04-29 03:30:34 [INFO] fake_trx.py:423 Init complete
2025-04-29 03:30:35 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:30:35 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:30:35 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:30:35 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:30:35 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:30:35 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:30:38 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:30:38 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 0 -> 1
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:30:38 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:30:38 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 0 -> 1
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:30:38 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:30:38 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 0 -> 1
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:30:38 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:30:38 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 0 -> 1
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:30:38 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:30:38 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:38 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:30:39 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:39 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:30:39 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:30:39 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:39 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:30:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:40 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:40 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:40 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:40 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:30:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:41 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:41 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:41 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:41 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:30:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:42 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:30:42 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:30:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:43 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:30:43 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:44 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:44 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:45 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:45 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:46 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:46 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:47 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:47 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:47 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:48 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:48 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:48 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:30:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:49 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:49 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:49 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:50 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:50 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:51 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:51 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:30:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:30:52 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:30:52 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:30:52 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:30:52 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2957 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2957 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2957 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2957 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2957 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2957 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:52 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2958 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:30:57 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:30:57 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:30:57 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:30:57 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:30:57 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:30:57 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:30:57 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:30:57 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:30:57 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:30:57 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:30:57 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:30:57 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:30:58 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:30:58 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:30:58 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:30:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:30:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:30:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:30:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:30:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=304 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=304 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=304 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=304 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=304 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:30:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=304 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:04 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:04 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:04 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:04 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:31:04 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:04 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:31:04 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:31:04 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:31:04 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:04 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:31:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:31:04 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:31:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:31:09 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:09 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:09 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:09 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:09 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:09 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:09 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:09 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:09 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:31:09 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:31:09 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:09 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:31:10 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:31:10 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:10 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:31:10 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:10 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:31:10 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:31:10 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:31:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:31:15 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:15 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:15 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:15 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:15 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:15 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:15 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:15 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:15 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:31:15 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:31:15 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:15 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:31:15 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:31:16 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:31:16 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:16 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:16 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:31:16 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:31:16 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:31:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=144 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=144 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=144 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=144 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=144 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=144 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=144 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:21 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:21 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:21 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:21 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:31:21 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:31:21 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:31:21 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:31:21 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:31:21 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:22 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:31:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:22 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:31:23 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:31:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:23 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:31:24 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:31:24 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:24 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:24 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:24 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:24 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:31:24 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:25 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:25 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:25 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:31:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:31:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:31:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:31:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:31:26 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:31:26 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:31:27 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:31:27 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:31:28 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:31:28 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:31:29 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:31:29 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:30 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:31:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:30 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:31:31 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:31:31 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:31:32 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:31:32 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:31:33 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:31:33 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:31:34 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:31:34 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:34 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:34 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:34 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:35 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:31:35 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:31:35 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:31:36 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:31:36 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:31:37 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:31:37 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:31:38 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:31:38 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:39 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:31:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:39 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:31:40 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:31:40 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:31:41 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:31:41 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:31:42 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:31:42 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:31:43 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:31:43 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:44 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:31:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:44 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:31:45 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:31:45 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:31:45 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:31:46 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:31:46 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:31:47 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:31:47 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:48 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:31:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:48 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:31:49 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:31:49 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:31:50 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:31:50 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:31:51 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:31:51 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:31:52 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:52 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=6708 tn=6 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:52 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:31:53 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:31:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:53 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:31:54 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:31:54 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:31:55 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:31:55 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 03:31:55 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 03:31:56 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 03:31:56 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 03:31:57 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:31:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:31:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:31:57 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 03:31:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:31:58 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 03:31:58 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 03:31:59 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 03:31:59 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 03:32:00 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 03:32:00 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 03:32:01 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 03:32:01 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 03:32:02 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:02 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 03:32:03 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 03:32:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:03 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 03:32:04 [DEBUG] clck_gen.py:102 IND CLOCK 9180
2025-04-29 03:32:04 [DEBUG] clck_gen.py:102 IND CLOCK 9282
2025-04-29 03:32:05 [DEBUG] clck_gen.py:102 IND CLOCK 9384
2025-04-29 03:32:05 [DEBUG] clck_gen.py:102 IND CLOCK 9486
2025-04-29 03:32:05 [DEBUG] clck_gen.py:102 IND CLOCK 9588
2025-04-29 03:32:06 [DEBUG] clck_gen.py:102 IND CLOCK 9690
2025-04-29 03:32:06 [DEBUG] clck_gen.py:102 IND CLOCK 9792
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:07 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:07 [DEBUG] clck_gen.py:102 IND CLOCK 9894
2025-04-29 03:32:07 [DEBUG] clck_gen.py:102 IND CLOCK 9996
2025-04-29 03:32:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:08 [DEBUG] clck_gen.py:102 IND CLOCK 10098
2025-04-29 03:32:08 [DEBUG] clck_gen.py:102 IND CLOCK 10200
2025-04-29 03:32:09 [DEBUG] clck_gen.py:102 IND CLOCK 10302
2025-04-29 03:32:09 [DEBUG] clck_gen.py:102 IND CLOCK 10404
2025-04-29 03:32:10 [DEBUG] clck_gen.py:102 IND CLOCK 10506
2025-04-29 03:32:10 [DEBUG] clck_gen.py:102 IND CLOCK 10608
2025-04-29 03:32:11 [DEBUG] clck_gen.py:102 IND CLOCK 10710
2025-04-29 03:32:11 [DEBUG] clck_gen.py:102 IND CLOCK 10812
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:11 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=10885 tn=6 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:11 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=10885 tn=7 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:11 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:11 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:12 [DEBUG] clck_gen.py:102 IND CLOCK 10914
2025-04-29 03:32:12 [DEBUG] clck_gen.py:102 IND CLOCK 11016
2025-04-29 03:32:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:13 [DEBUG] clck_gen.py:102 IND CLOCK 11118
2025-04-29 03:32:13 [DEBUG] clck_gen.py:102 IND CLOCK 11220
2025-04-29 03:32:14 [DEBUG] clck_gen.py:102 IND CLOCK 11322
2025-04-29 03:32:14 [DEBUG] clck_gen.py:102 IND CLOCK 11424
2025-04-29 03:32:14 [DEBUG] clck_gen.py:102 IND CLOCK 11526
2025-04-29 03:32:15 [DEBUG] clck_gen.py:102 IND CLOCK 11628
2025-04-29 03:32:15 [DEBUG] clck_gen.py:102 IND CLOCK 11730
2025-04-29 03:32:16 [DEBUG] clck_gen.py:102 IND CLOCK 11832
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:16 [DEBUG] clck_gen.py:102 IND CLOCK 11934
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:16 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:17 [DEBUG] clck_gen.py:102 IND CLOCK 12036
2025-04-29 03:32:17 [DEBUG] clck_gen.py:102 IND CLOCK 12138
2025-04-29 03:32:18 [DEBUG] clck_gen.py:102 IND CLOCK 12240
2025-04-29 03:32:18 [DEBUG] clck_gen.py:102 IND CLOCK 12342
2025-04-29 03:32:19 [DEBUG] clck_gen.py:102 IND CLOCK 12444
2025-04-29 03:32:19 [DEBUG] clck_gen.py:102 IND CLOCK 12546
2025-04-29 03:32:20 [DEBUG] clck_gen.py:102 IND CLOCK 12648
2025-04-29 03:32:20 [DEBUG] clck_gen.py:102 IND CLOCK 12750
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:21 [DEBUG] clck_gen.py:102 IND CLOCK 12852
2025-04-29 03:32:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:21 [DEBUG] clck_gen.py:102 IND CLOCK 12954
2025-04-29 03:32:22 [DEBUG] clck_gen.py:102 IND CLOCK 13056
2025-04-29 03:32:22 [DEBUG] clck_gen.py:102 IND CLOCK 13158
2025-04-29 03:32:23 [DEBUG] clck_gen.py:102 IND CLOCK 13260
2025-04-29 03:32:23 [DEBUG] clck_gen.py:102 IND CLOCK 13362
2025-04-29 03:32:24 [DEBUG] clck_gen.py:102 IND CLOCK 13464
2025-04-29 03:32:24 [DEBUG] clck_gen.py:102 IND CLOCK 13566
2025-04-29 03:32:24 [DEBUG] clck_gen.py:102 IND CLOCK 13668
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:25 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:25 [DEBUG] clck_gen.py:102 IND CLOCK 13770
2025-04-29 03:32:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:25 [DEBUG] clck_gen.py:102 IND CLOCK 13872
2025-04-29 03:32:26 [DEBUG] clck_gen.py:102 IND CLOCK 13974
2025-04-29 03:32:26 [DEBUG] clck_gen.py:102 IND CLOCK 14076
2025-04-29 03:32:27 [DEBUG] clck_gen.py:102 IND CLOCK 14178
2025-04-29 03:32:27 [DEBUG] clck_gen.py:102 IND CLOCK 14280
2025-04-29 03:32:28 [DEBUG] clck_gen.py:102 IND CLOCK 14382
2025-04-29 03:32:28 [DEBUG] clck_gen.py:102 IND CLOCK 14484
2025-04-29 03:32:29 [DEBUG] clck_gen.py:102 IND CLOCK 14586
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:29 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:29 [DEBUG] clck_gen.py:102 IND CLOCK 14688
2025-04-29 03:32:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:30 [DEBUG] clck_gen.py:102 IND CLOCK 14790
2025-04-29 03:32:30 [DEBUG] clck_gen.py:102 IND CLOCK 14892
2025-04-29 03:32:31 [DEBUG] clck_gen.py:102 IND CLOCK 14994
2025-04-29 03:32:31 [DEBUG] clck_gen.py:102 IND CLOCK 15096
2025-04-29 03:32:32 [DEBUG] clck_gen.py:102 IND CLOCK 15198
2025-04-29 03:32:32 [DEBUG] clck_gen.py:102 IND CLOCK 15300
2025-04-29 03:32:33 [DEBUG] clck_gen.py:102 IND CLOCK 15402
2025-04-29 03:32:33 [DEBUG] clck_gen.py:102 IND CLOCK 15504
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:34 [DEBUG] clck_gen.py:102 IND CLOCK 15606
2025-04-29 03:32:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:34 [DEBUG] clck_gen.py:102 IND CLOCK 15708
2025-04-29 03:32:34 [DEBUG] clck_gen.py:102 IND CLOCK 15810
2025-04-29 03:32:35 [DEBUG] clck_gen.py:102 IND CLOCK 15912
2025-04-29 03:32:35 [DEBUG] clck_gen.py:102 IND CLOCK 16014
2025-04-29 03:32:36 [DEBUG] clck_gen.py:102 IND CLOCK 16116
2025-04-29 03:32:36 [DEBUG] clck_gen.py:102 IND CLOCK 16218
2025-04-29 03:32:37 [DEBUG] clck_gen.py:102 IND CLOCK 16320
2025-04-29 03:32:37 [DEBUG] clck_gen.py:102 IND CLOCK 16422
2025-04-29 03:32:38 [DEBUG] clck_gen.py:102 IND CLOCK 16524
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:38 [DEBUG] clck_gen.py:102 IND CLOCK 16626
2025-04-29 03:32:39 [DEBUG] clck_gen.py:102 IND CLOCK 16728
2025-04-29 03:32:39 [DEBUG] clck_gen.py:102 IND CLOCK 16830
2025-04-29 03:32:40 [DEBUG] clck_gen.py:102 IND CLOCK 16932
2025-04-29 03:32:40 [DEBUG] clck_gen.py:102 IND CLOCK 17034
2025-04-29 03:32:41 [DEBUG] clck_gen.py:102 IND CLOCK 17136
2025-04-29 03:32:41 [DEBUG] clck_gen.py:102 IND CLOCK 17238
2025-04-29 03:32:42 [DEBUG] clck_gen.py:102 IND CLOCK 17340
2025-04-29 03:32:42 [DEBUG] clck_gen.py:102 IND CLOCK 17442
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:43 [DEBUG] clck_gen.py:102 IND CLOCK 17544
2025-04-29 03:32:43 [DEBUG] clck_gen.py:102 IND CLOCK 17646
2025-04-29 03:32:43 [DEBUG] clck_gen.py:102 IND CLOCK 17748
2025-04-29 03:32:44 [DEBUG] clck_gen.py:102 IND CLOCK 17850
2025-04-29 03:32:44 [DEBUG] clck_gen.py:102 IND CLOCK 17952
2025-04-29 03:32:45 [DEBUG] clck_gen.py:102 IND CLOCK 18054
2025-04-29 03:32:45 [DEBUG] clck_gen.py:102 IND CLOCK 18156
2025-04-29 03:32:46 [DEBUG] clck_gen.py:102 IND CLOCK 18258
2025-04-29 03:32:46 [DEBUG] clck_gen.py:102 IND CLOCK 18360
2025-04-29 03:32:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:47 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:47 [DEBUG] clck_gen.py:102 IND CLOCK 18462
2025-04-29 03:32:47 [DEBUG] clck_gen.py:102 IND CLOCK 18564
2025-04-29 03:32:48 [DEBUG] clck_gen.py:102 IND CLOCK 18666
2025-04-29 03:32:48 [DEBUG] clck_gen.py:102 IND CLOCK 18768
2025-04-29 03:32:49 [DEBUG] clck_gen.py:102 IND CLOCK 18870
2025-04-29 03:32:49 [DEBUG] clck_gen.py:102 IND CLOCK 18972
2025-04-29 03:32:50 [DEBUG] clck_gen.py:102 IND CLOCK 19074
2025-04-29 03:32:50 [DEBUG] clck_gen.py:102 IND CLOCK 19176
2025-04-29 03:32:51 [DEBUG] clck_gen.py:102 IND CLOCK 19278
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:32:51 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:32:51 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:32:51 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19325 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19325 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19325 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19325 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19325 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19325 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19326 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:32:56 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:32:56 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:32:56 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:32:56 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:32:56 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:32:56 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:32:56 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:32:56 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:56 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:57 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:58 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:32:58 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:59 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=637 tn=6 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:32:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:32:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:32:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:01 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:01 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:01 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:02 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:03 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:03 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:03 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:04 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:05 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:05 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:33:06 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:33:06 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:33:06 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:33:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2141 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2141 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2141 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2141 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2141 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2141 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2141 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:33:11 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:33:11 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:33:11 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:33:11 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:33:11 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:33:11 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:33:11 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:33:11 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:11 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:11 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:12 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:12 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:12 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:12 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:13 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:13 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:14 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:14 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:14 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:15 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:15 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:15 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:16 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:16 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:17 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:17 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:17 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:33:17 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:18 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:18 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:33:19 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:33:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:19 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:20 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:20 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:33:20 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:21 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:21 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:33:22 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:33:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:22 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:23 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:23 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:33:23 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:24 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:24 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:25 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:33:25 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:26 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:26 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:26 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:33:27 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:27 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:27 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:27 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:27 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:27 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:28 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:33:28 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:33:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:29 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:29 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:29 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:33:30 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:30 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:31 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:33:31 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:33:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:32 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:32 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:32 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:33:33 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:33 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:34 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:33:34 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:33:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:35 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:35 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:35 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:36 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:36 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:36 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:33:36 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:37 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:37 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:37 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:38 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:33:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:38 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:39 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:39 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:40 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:33:40 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:33:40 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:33:40 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:33:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6323 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6323 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6323 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6323 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6323 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6323 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6323 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:33:45 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:33:45 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:33:45 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:33:45 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:33:45 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:33:45 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:33:45 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:33:45 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:33:45 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:33:45 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:33:45 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:33:45 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:33:46 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:33:46 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:33:46 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:46 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:46 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:47 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:33:47 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:33:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:48 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:33:48 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:33:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:49 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:33:49 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:33:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:50 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:50 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:33:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:33:51 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:33:51 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:33:51 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:33:52 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:33:52 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:33:53 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:33:53 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:33:54 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:54 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:54 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:33:55 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:33:55 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:33:56 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:33:56 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:33:57 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:33:57 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:33:58 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:33:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:33:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:33:58 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:33:59 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:33:59 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:34:00 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:34:00 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:34:01 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:34:01 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:34:01 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:34:02 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:02 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:03 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:34:03 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:34:04 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:34:04 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:34:05 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:34:05 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:34:06 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:34:06 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:34:07 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:07 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:07 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:08 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:34:08 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:34:09 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:34:09 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:34:10 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:34:10 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:34:11 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:34:11 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:34:11 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:12 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:12 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:34:12 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:34:13 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:34:13 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:34:14 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:34:14 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:34:15 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:34:15 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:34:16 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:16 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:16 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:34:17 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:34:17 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:34:18 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:34:18 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:34:19 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:34:19 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:34:20 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 03:34:20 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:20 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:21 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 03:34:21 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 03:34:21 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 03:34:22 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 03:34:22 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 03:34:23 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 03:34:23 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 03:34:24 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 03:34:24 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 03:34:25 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:25 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:25 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 03:34:26 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 03:34:26 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 03:34:27 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 03:34:27 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 03:34:28 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 03:34:28 [DEBUG] clck_gen.py:102 IND CLOCK 9180
2025-04-29 03:34:29 [DEBUG] clck_gen.py:102 IND CLOCK 9282
2025-04-29 03:34:29 [DEBUG] clck_gen.py:102 IND CLOCK 9384
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:29 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:30 [DEBUG] clck_gen.py:102 IND CLOCK 9486
2025-04-29 03:34:30 [DEBUG] clck_gen.py:102 IND CLOCK 9588
2025-04-29 03:34:30 [DEBUG] clck_gen.py:102 IND CLOCK 9690
2025-04-29 03:34:31 [DEBUG] clck_gen.py:102 IND CLOCK 9792
2025-04-29 03:34:31 [DEBUG] clck_gen.py:102 IND CLOCK 9894
2025-04-29 03:34:32 [DEBUG] clck_gen.py:102 IND CLOCK 9996
2025-04-29 03:34:32 [DEBUG] clck_gen.py:102 IND CLOCK 10098
2025-04-29 03:34:33 [DEBUG] clck_gen.py:102 IND CLOCK 10200
2025-04-29 03:34:33 [DEBUG] clck_gen.py:102 IND CLOCK 10302
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:34 [DEBUG] clck_gen.py:102 IND CLOCK 10404
2025-04-29 03:34:34 [DEBUG] clck_gen.py:102 IND CLOCK 10506
2025-04-29 03:34:35 [DEBUG] clck_gen.py:102 IND CLOCK 10608
2025-04-29 03:34:35 [DEBUG] clck_gen.py:102 IND CLOCK 10710
2025-04-29 03:34:36 [DEBUG] clck_gen.py:102 IND CLOCK 10812
2025-04-29 03:34:36 [DEBUG] clck_gen.py:102 IND CLOCK 10914
2025-04-29 03:34:37 [DEBUG] clck_gen.py:102 IND CLOCK 11016
2025-04-29 03:34:37 [DEBUG] clck_gen.py:102 IND CLOCK 11118
2025-04-29 03:34:38 [DEBUG] clck_gen.py:102 IND CLOCK 11220
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:38 [DEBUG] clck_gen.py:102 IND CLOCK 11322
2025-04-29 03:34:39 [DEBUG] clck_gen.py:102 IND CLOCK 11424
2025-04-29 03:34:39 [DEBUG] clck_gen.py:102 IND CLOCK 11526
2025-04-29 03:34:40 [DEBUG] clck_gen.py:102 IND CLOCK 11628
2025-04-29 03:34:40 [DEBUG] clck_gen.py:102 IND CLOCK 11730
2025-04-29 03:34:40 [DEBUG] clck_gen.py:102 IND CLOCK 11832
2025-04-29 03:34:41 [DEBUG] clck_gen.py:102 IND CLOCK 11934
2025-04-29 03:34:41 [DEBUG] clck_gen.py:102 IND CLOCK 12036
2025-04-29 03:34:42 [DEBUG] clck_gen.py:102 IND CLOCK 12138
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:42 [DEBUG] clck_gen.py:102 IND CLOCK 12240
2025-04-29 03:34:43 [DEBUG] clck_gen.py:102 IND CLOCK 12342
2025-04-29 03:34:43 [DEBUG] clck_gen.py:102 IND CLOCK 12444
2025-04-29 03:34:44 [DEBUG] clck_gen.py:102 IND CLOCK 12546
2025-04-29 03:34:44 [DEBUG] clck_gen.py:102 IND CLOCK 12648
2025-04-29 03:34:45 [DEBUG] clck_gen.py:102 IND CLOCK 12750
2025-04-29 03:34:45 [DEBUG] clck_gen.py:102 IND CLOCK 12852
2025-04-29 03:34:46 [DEBUG] clck_gen.py:102 IND CLOCK 12954
2025-04-29 03:34:46 [DEBUG] clck_gen.py:102 IND CLOCK 13056
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:47 [DEBUG] clck_gen.py:102 IND CLOCK 13158
2025-04-29 03:34:47 [DEBUG] clck_gen.py:102 IND CLOCK 13260
2025-04-29 03:34:48 [DEBUG] clck_gen.py:102 IND CLOCK 13362
2025-04-29 03:34:48 [DEBUG] clck_gen.py:102 IND CLOCK 13464
2025-04-29 03:34:49 [DEBUG] clck_gen.py:102 IND CLOCK 13566
2025-04-29 03:34:49 [DEBUG] clck_gen.py:102 IND CLOCK 13668
2025-04-29 03:34:49 [DEBUG] clck_gen.py:102 IND CLOCK 13770
2025-04-29 03:34:50 [DEBUG] clck_gen.py:102 IND CLOCK 13872
2025-04-29 03:34:50 [DEBUG] clck_gen.py:102 IND CLOCK 13974
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:51 [DEBUG] clck_gen.py:102 IND CLOCK 14076
2025-04-29 03:34:51 [DEBUG] clck_gen.py:102 IND CLOCK 14178
2025-04-29 03:34:52 [DEBUG] clck_gen.py:102 IND CLOCK 14280
2025-04-29 03:34:52 [DEBUG] clck_gen.py:102 IND CLOCK 14382
2025-04-29 03:34:53 [DEBUG] clck_gen.py:102 IND CLOCK 14484
2025-04-29 03:34:53 [DEBUG] clck_gen.py:102 IND CLOCK 14586
2025-04-29 03:34:54 [DEBUG] clck_gen.py:102 IND CLOCK 14688
2025-04-29 03:34:54 [DEBUG] clck_gen.py:102 IND CLOCK 14790
2025-04-29 03:34:55 [DEBUG] clck_gen.py:102 IND CLOCK 14892
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:55 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:55 [DEBUG] clck_gen.py:102 IND CLOCK 14994
2025-04-29 03:34:56 [DEBUG] clck_gen.py:102 IND CLOCK 15096
2025-04-29 03:34:56 [DEBUG] clck_gen.py:102 IND CLOCK 15198
2025-04-29 03:34:57 [DEBUG] clck_gen.py:102 IND CLOCK 15300
2025-04-29 03:34:57 [DEBUG] clck_gen.py:102 IND CLOCK 15402
2025-04-29 03:34:58 [DEBUG] clck_gen.py:102 IND CLOCK 15504
2025-04-29 03:34:58 [DEBUG] clck_gen.py:102 IND CLOCK 15606
2025-04-29 03:34:59 [DEBUG] clck_gen.py:102 IND CLOCK 15708
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:34:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:34:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:34:59 [DEBUG] clck_gen.py:102 IND CLOCK 15810
2025-04-29 03:35:00 [DEBUG] clck_gen.py:102 IND CLOCK 15912
2025-04-29 03:35:00 [DEBUG] clck_gen.py:102 IND CLOCK 16014
2025-04-29 03:35:00 [DEBUG] clck_gen.py:102 IND CLOCK 16116
2025-04-29 03:35:01 [DEBUG] clck_gen.py:102 IND CLOCK 16218
2025-04-29 03:35:01 [DEBUG] clck_gen.py:102 IND CLOCK 16320
2025-04-29 03:35:02 [DEBUG] clck_gen.py:102 IND CLOCK 16422
2025-04-29 03:35:02 [DEBUG] clck_gen.py:102 IND CLOCK 16524
2025-04-29 03:35:03 [DEBUG] clck_gen.py:102 IND CLOCK 16626
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:03 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:03 [DEBUG] clck_gen.py:102 IND CLOCK 16728
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:04 [DEBUG] clck_gen.py:102 IND CLOCK 16830
2025-04-29 03:35:04 [DEBUG] clck_gen.py:102 IND CLOCK 16932
2025-04-29 03:35:05 [DEBUG] clck_gen.py:102 IND CLOCK 17034
2025-04-29 03:35:05 [DEBUG] clck_gen.py:102 IND CLOCK 17136
2025-04-29 03:35:06 [DEBUG] clck_gen.py:102 IND CLOCK 17238
2025-04-29 03:35:06 [DEBUG] clck_gen.py:102 IND CLOCK 17340
2025-04-29 03:35:07 [DEBUG] clck_gen.py:102 IND CLOCK 17442
2025-04-29 03:35:07 [DEBUG] clck_gen.py:102 IND CLOCK 17544
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:08 [DEBUG] clck_gen.py:102 IND CLOCK 17646
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:08 [DEBUG] clck_gen.py:102 IND CLOCK 17748
2025-04-29 03:35:09 [DEBUG] clck_gen.py:102 IND CLOCK 17850
2025-04-29 03:35:09 [DEBUG] clck_gen.py:102 IND CLOCK 17952
2025-04-29 03:35:10 [DEBUG] clck_gen.py:102 IND CLOCK 18054
2025-04-29 03:35:10 [DEBUG] clck_gen.py:102 IND CLOCK 18156
2025-04-29 03:35:10 [DEBUG] clck_gen.py:102 IND CLOCK 18258
2025-04-29 03:35:11 [DEBUG] clck_gen.py:102 IND CLOCK 18360
2025-04-29 03:35:11 [DEBUG] clck_gen.py:102 IND CLOCK 18462
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:12 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=18561 tn=5 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:35:12 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:35:12 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:35:12 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:35:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=18562 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=18562 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=18562 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=18562 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=18562 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=18562 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:35:17 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:35:17 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:35:17 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:35:17 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:35:17 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:35:17 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:35:17 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:35:17 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:17 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:17 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:18 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:35:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:35:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:35:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:35:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:35:18 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:35:19 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:35:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:35:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:35:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:35:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:35:19 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:35:20 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:35:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:35:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:35:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:35:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:35:20 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:35:21 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:35:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:35:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:35:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:35:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:35:21 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:22 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:22 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:22 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:22 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:35:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:35:22 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:35:23 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:35:23 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:35:24 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:35:24 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:35:25 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:35:25 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:35:25 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:26 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:35:26 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:35:27 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:35:27 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:35:28 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:35:28 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:35:29 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:35:29 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:35:30 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:35:30 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:31 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:35:31 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:35:32 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:35:32 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:35:33 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:35:33 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:35:34 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:35:34 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:35:35 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:35 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:35 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:35:35 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:35:36 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:35:36 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:35:37 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:35:37 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:35:38 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:35:38 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:35:39 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:39 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:40 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:35:40 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:35:41 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:35:41 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:35:42 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:35:42 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:35:43 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:35:43 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:35:44 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:44 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:35:45 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:35:45 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:35:45 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:35:46 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:35:46 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:35:47 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:35:47 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:35:48 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:35:48 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:49 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:49 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:35:49 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:35:50 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:35:50 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:35:51 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:35:51 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 03:35:52 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 03:35:52 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 03:35:53 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 03:35:53 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:54 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 03:35:54 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 03:35:55 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 03:35:55 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 03:35:55 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 03:35:56 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 03:35:56 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 03:35:57 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 03:35:57 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 03:35:58 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:58 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=8810 tn=1 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:35:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:35:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:35:58 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 03:35:59 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 03:35:59 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 03:36:00 [DEBUG] clck_gen.py:102 IND CLOCK 9180
2025-04-29 03:36:00 [DEBUG] clck_gen.py:102 IND CLOCK 9282
2025-04-29 03:36:01 [DEBUG] clck_gen.py:102 IND CLOCK 9384
2025-04-29 03:36:01 [DEBUG] clck_gen.py:102 IND CLOCK 9486
2025-04-29 03:36:02 [DEBUG] clck_gen.py:102 IND CLOCK 9588
2025-04-29 03:36:02 [DEBUG] clck_gen.py:102 IND CLOCK 9690
2025-04-29 03:36:03 [DEBUG] clck_gen.py:102 IND CLOCK 9792
2025-04-29 03:36:03 [DEBUG] clck_gen.py:102 IND CLOCK 9894
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:03 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=9940 tn=7 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:03 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:04 [DEBUG] clck_gen.py:102 IND CLOCK 9996
2025-04-29 03:36:04 [DEBUG] clck_gen.py:102 IND CLOCK 10098
2025-04-29 03:36:04 [DEBUG] clck_gen.py:102 IND CLOCK 10200
2025-04-29 03:36:05 [DEBUG] clck_gen.py:102 IND CLOCK 10302
2025-04-29 03:36:05 [DEBUG] clck_gen.py:102 IND CLOCK 10404
2025-04-29 03:36:06 [DEBUG] clck_gen.py:102 IND CLOCK 10506
2025-04-29 03:36:06 [DEBUG] clck_gen.py:102 IND CLOCK 10608
2025-04-29 03:36:07 [DEBUG] clck_gen.py:102 IND CLOCK 10710
2025-04-29 03:36:07 [DEBUG] clck_gen.py:102 IND CLOCK 10812
2025-04-29 03:36:08 [DEBUG] clck_gen.py:102 IND CLOCK 10914
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:08 [DEBUG] clck_gen.py:102 IND CLOCK 11016
2025-04-29 03:36:09 [DEBUG] clck_gen.py:102 IND CLOCK 11118
2025-04-29 03:36:09 [DEBUG] clck_gen.py:102 IND CLOCK 11220
2025-04-29 03:36:10 [DEBUG] clck_gen.py:102 IND CLOCK 11322
2025-04-29 03:36:10 [DEBUG] clck_gen.py:102 IND CLOCK 11424
2025-04-29 03:36:11 [DEBUG] clck_gen.py:102 IND CLOCK 11526
2025-04-29 03:36:11 [DEBUG] clck_gen.py:102 IND CLOCK 11628
2025-04-29 03:36:12 [DEBUG] clck_gen.py:102 IND CLOCK 11730
2025-04-29 03:36:12 [DEBUG] clck_gen.py:102 IND CLOCK 11832
2025-04-29 03:36:13 [DEBUG] clck_gen.py:102 IND CLOCK 11934
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:13 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:13 [DEBUG] clck_gen.py:102 IND CLOCK 12036
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:14 [DEBUG] clck_gen.py:102 IND CLOCK 12138
2025-04-29 03:36:14 [DEBUG] clck_gen.py:102 IND CLOCK 12240
2025-04-29 03:36:14 [DEBUG] clck_gen.py:102 IND CLOCK 12342
2025-04-29 03:36:15 [DEBUG] clck_gen.py:102 IND CLOCK 12444
2025-04-29 03:36:15 [DEBUG] clck_gen.py:102 IND CLOCK 12546
2025-04-29 03:36:16 [DEBUG] clck_gen.py:102 IND CLOCK 12648
2025-04-29 03:36:16 [DEBUG] clck_gen.py:102 IND CLOCK 12750
2025-04-29 03:36:17 [DEBUG] clck_gen.py:102 IND CLOCK 12852
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:17 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:17 [DEBUG] clck_gen.py:102 IND CLOCK 12954
2025-04-29 03:36:18 [DEBUG] clck_gen.py:102 IND CLOCK 13056
2025-04-29 03:36:18 [DEBUG] clck_gen.py:102 IND CLOCK 13158
2025-04-29 03:36:19 [DEBUG] clck_gen.py:102 IND CLOCK 13260
2025-04-29 03:36:19 [DEBUG] clck_gen.py:102 IND CLOCK 13362
2025-04-29 03:36:20 [DEBUG] clck_gen.py:102 IND CLOCK 13464
2025-04-29 03:36:20 [DEBUG] clck_gen.py:102 IND CLOCK 13566
2025-04-29 03:36:21 [DEBUG] clck_gen.py:102 IND CLOCK 13668
2025-04-29 03:36:21 [DEBUG] clck_gen.py:102 IND CLOCK 13770
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:22 [DEBUG] clck_gen.py:102 IND CLOCK 13872
2025-04-29 03:36:22 [DEBUG] clck_gen.py:102 IND CLOCK 13974
2025-04-29 03:36:23 [DEBUG] clck_gen.py:102 IND CLOCK 14076
2025-04-29 03:36:23 [DEBUG] clck_gen.py:102 IND CLOCK 14178
2025-04-29 03:36:23 [DEBUG] clck_gen.py:102 IND CLOCK 14280
2025-04-29 03:36:24 [DEBUG] clck_gen.py:102 IND CLOCK 14382
2025-04-29 03:36:24 [DEBUG] clck_gen.py:102 IND CLOCK 14484
2025-04-29 03:36:25 [DEBUG] clck_gen.py:102 IND CLOCK 14586
2025-04-29 03:36:25 [DEBUG] clck_gen.py:102 IND CLOCK 14688
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:26 [DEBUG] clck_gen.py:102 IND CLOCK 14790
2025-04-29 03:36:26 [DEBUG] clck_gen.py:102 IND CLOCK 14892
2025-04-29 03:36:27 [DEBUG] clck_gen.py:102 IND CLOCK 14994
2025-04-29 03:36:27 [DEBUG] clck_gen.py:102 IND CLOCK 15096
2025-04-29 03:36:28 [DEBUG] clck_gen.py:102 IND CLOCK 15198
2025-04-29 03:36:28 [DEBUG] clck_gen.py:102 IND CLOCK 15300
2025-04-29 03:36:29 [DEBUG] clck_gen.py:102 IND CLOCK 15402
2025-04-29 03:36:29 [DEBUG] clck_gen.py:102 IND CLOCK 15504
2025-04-29 03:36:30 [DEBUG] clck_gen.py:102 IND CLOCK 15606
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:30 [DEBUG] clck_gen.py:102 IND CLOCK 15708
2025-04-29 03:36:31 [DEBUG] clck_gen.py:102 IND CLOCK 15810
2025-04-29 03:36:31 [DEBUG] clck_gen.py:102 IND CLOCK 15912
2025-04-29 03:36:32 [DEBUG] clck_gen.py:102 IND CLOCK 16014
2025-04-29 03:36:32 [DEBUG] clck_gen.py:102 IND CLOCK 16116
2025-04-29 03:36:32 [DEBUG] clck_gen.py:102 IND CLOCK 16218
2025-04-29 03:36:33 [DEBUG] clck_gen.py:102 IND CLOCK 16320
2025-04-29 03:36:33 [DEBUG] clck_gen.py:102 IND CLOCK 16422
2025-04-29 03:36:34 [DEBUG] clck_gen.py:102 IND CLOCK 16524
2025-04-29 03:36:34 [DEBUG] clck_gen.py:102 IND CLOCK 16626
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:34 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:34 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:34 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:34 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:35 [DEBUG] clck_gen.py:102 IND CLOCK 16728
2025-04-29 03:36:35 [DEBUG] clck_gen.py:102 IND CLOCK 16830
2025-04-29 03:36:36 [DEBUG] clck_gen.py:102 IND CLOCK 16932
2025-04-29 03:36:36 [DEBUG] clck_gen.py:102 IND CLOCK 17034
2025-04-29 03:36:37 [DEBUG] clck_gen.py:102 IND CLOCK 17136
2025-04-29 03:36:37 [DEBUG] clck_gen.py:102 IND CLOCK 17238
2025-04-29 03:36:38 [DEBUG] clck_gen.py:102 IND CLOCK 17340
2025-04-29 03:36:38 [DEBUG] clck_gen.py:102 IND CLOCK 17442
2025-04-29 03:36:39 [DEBUG] clck_gen.py:102 IND CLOCK 17544
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:39 [DEBUG] clck_gen.py:102 IND CLOCK 17646
2025-04-29 03:36:40 [DEBUG] clck_gen.py:102 IND CLOCK 17748
2025-04-29 03:36:40 [DEBUG] clck_gen.py:102 IND CLOCK 17850
2025-04-29 03:36:41 [DEBUG] clck_gen.py:102 IND CLOCK 17952
2025-04-29 03:36:41 [DEBUG] clck_gen.py:102 IND CLOCK 18054
2025-04-29 03:36:42 [DEBUG] clck_gen.py:102 IND CLOCK 18156
2025-04-29 03:36:42 [DEBUG] clck_gen.py:102 IND CLOCK 18258
2025-04-29 03:36:42 [DEBUG] clck_gen.py:102 IND CLOCK 18360
2025-04-29 03:36:43 [DEBUG] clck_gen.py:102 IND CLOCK 18462
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:43 [DEBUG] clck_gen.py:102 IND CLOCK 18564
2025-04-29 03:36:44 [DEBUG] clck_gen.py:102 IND CLOCK 18666
2025-04-29 03:36:44 [DEBUG] clck_gen.py:102 IND CLOCK 18768
2025-04-29 03:36:45 [DEBUG] clck_gen.py:102 IND CLOCK 18870
2025-04-29 03:36:45 [DEBUG] clck_gen.py:102 IND CLOCK 18972
2025-04-29 03:36:46 [DEBUG] clck_gen.py:102 IND CLOCK 19074
2025-04-29 03:36:46 [DEBUG] clck_gen.py:102 IND CLOCK 19176
2025-04-29 03:36:47 [DEBUG] clck_gen.py:102 IND CLOCK 19278
2025-04-29 03:36:47 [DEBUG] clck_gen.py:102 IND CLOCK 19380
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:36:47 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:36:47 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:36:47 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:36:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19409 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:36:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19409 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:36:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19409 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:36:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19409 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:36:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19409 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:36:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=19409 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:36:52 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:36:52 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:36:52 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:36:52 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:36:52 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:36:52 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:36:52 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:36:52 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:36:52 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:36:52 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:36:52 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:36:52 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:36:53 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:36:53 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:36:53 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:53 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:53 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:36:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:36:54 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:54 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:54 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:36:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:36:55 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:36:55 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:36:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:36:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:36:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:36:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:36:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:56 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:56 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:36:56 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:36:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:57 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:57 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:36:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:36:58 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:36:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:36:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:36:58 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:36:59 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:36:59 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:37:00 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:00 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:37:00 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:01 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:01 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:37:01 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:37:02 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:02 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:37:03 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:37:03 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:04 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:37:04 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:37:05 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:05 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:06 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:37:06 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:07 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:07 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:07 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:37:08 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:08 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:09 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:37:09 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:37:10 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:10 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:10 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:37:10 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:37:11 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:11 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:11 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:37:12 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:37:12 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:13 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:13 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:37:13 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:37:14 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:14 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:14 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:37:15 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:37:15 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:15 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:15 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:16 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:16 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:16 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:37:16 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:17 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:17 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:37:17 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:37:18 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:18 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:19 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:37:19 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:37:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:20 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:20 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:20 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:37:20 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:37:21 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:37:21 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:37:21 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:37:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6119 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6119 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6119 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6119 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6119 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6119 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:37:26 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:37:26 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:37:26 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:37:26 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:37:26 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:37:26 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:37:26 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:37:26 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:37:26 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:37:26 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:37:26 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:37:26 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:37:26 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:37:27 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:27 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:37:27 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:27 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:27 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:27 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:37:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:37:27 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:37:28 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:37:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:37:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:37:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:37:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:37:28 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:37:29 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:37:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:37:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:37:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:37:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:37:29 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:30 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:37:30 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:31 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:37:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:37:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:37:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:37:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:37:31 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:37:32 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:37:32 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:37:33 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:37:33 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:37:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:34 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:37:34 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:34 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:34 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:34 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:35 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:37:35 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:37:36 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:37:36 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:37:36 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:37:37 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:37:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:37 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:38 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:37:38 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:37:39 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:37:39 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:37:40 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:37:40 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:37:41 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:37:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:41 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:37:42 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:42 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:37:43 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:37:43 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:37:44 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:37:44 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:37:45 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:45 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:46 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:37:46 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:37:46 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:37:47 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:37:47 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:37:48 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:37:48 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:49 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:49 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:49 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:37:50 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:37:50 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:37:51 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:37:51 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:37:52 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:37:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:52 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:37:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:53 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:37:53 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:37:54 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:37:54 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:37:55 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:37:55 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:37:55 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:37:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:37:56 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:37:56 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6412 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:37:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:37:56 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=6413 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:38:01 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:38:01 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:38:01 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:38:01 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:38:01 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:38:01 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:38:01 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:38:01 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:01 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:01 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:01 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:02 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:02 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:02 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:38:03 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:38:03 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:03 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:03 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:03 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:03 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:38:04 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:38:04 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:04 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:04 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:04 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:04 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:05 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:05 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:06 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:38:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:06 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:38:07 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:38:07 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:38:08 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:38:08 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:38:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:09 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:38:09 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:09 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=1768 tn=3 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:09 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=1768 tn=4 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:09 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=1768 tn=5 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:09 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=1768 tn=6 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:09 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:09 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:38:10 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:38:10 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:38:11 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:38:11 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:38:12 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:38:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:12 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:38:13 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:13 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=2600 tn=6 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:13 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=2600 tn=7 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:13 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:13 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:38:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:14 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:14 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:14 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:38:15 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:38:15 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:38:16 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:38:16 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:38:17 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:38:17 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:38:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:18 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:18 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:38:18 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:38:19 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:38:19 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:38:20 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:38:20 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:21 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:38:21 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:22 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:22 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:22 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:38:22 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:38:23 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:38:23 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:38:24 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:38:24 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:25 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:38:25 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:25 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:26 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:26 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:27 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:38:27 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:38:27 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:38:28 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:38:28 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:38:29 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:38:29 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:30 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:30 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:38:31 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:38:31 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:38:32 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:38:32 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:38:33 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:33 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:38:34 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:38:34 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:38:35 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:38:35 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 03:38:36 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 03:38:36 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:36 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=7645 tn=6 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:36 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=7645 tn=7 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:36 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:36 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:37 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:37 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:37 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:38 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 03:38:38 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 03:38:39 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 03:38:39 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 03:38:40 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 03:38:40 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:41 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:41 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:41 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 03:38:42 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 03:38:42 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 03:38:43 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 03:38:43 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 03:38:44 [DEBUG] clck_gen.py:102 IND CLOCK 9180
2025-04-29 03:38:44 [DEBUG] clck_gen.py:102 IND CLOCK 9282
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:44 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=9369 tn=3 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:45 [DEBUG] clck_gen.py:102 IND CLOCK 9384
2025-04-29 03:38:45 [DEBUG] clck_gen.py:102 IND CLOCK 9486
2025-04-29 03:38:46 [DEBUG] clck_gen.py:102 IND CLOCK 9588
2025-04-29 03:38:46 [DEBUG] clck_gen.py:102 IND CLOCK 9690
2025-04-29 03:38:46 [DEBUG] clck_gen.py:102 IND CLOCK 9792
2025-04-29 03:38:47 [DEBUG] clck_gen.py:102 IND CLOCK 9894
2025-04-29 03:38:47 [DEBUG] clck_gen.py:102 IND CLOCK 9996
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:48 [DEBUG] clck_gen.py:102 IND CLOCK 10098
2025-04-29 03:38:48 [DEBUG] clck_gen.py:102 IND CLOCK 10200
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:38:49 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:38:49 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:38:49 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:38:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=10289 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=10289 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=10289 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=10289 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=10289 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=10289 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=10289 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:38:54 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:38:54 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:38:54 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:38:54 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:38:54 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:38:54 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:38:54 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:38:54 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:38:54 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:38:54 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:38:54 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:38:55 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:38:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:55 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:38:56 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:38:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:56 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:38:57 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:38:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:57 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:38:58 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:38:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:58 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:38:59 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:38:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:38:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:38:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:38:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:38:59 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:38:59 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:39:00 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:39:00 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:39:01 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:39:01 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:39:02 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:39:02 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:39:03 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:03 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:03 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:03 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:39:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2015 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2015 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2015 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2015 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2015 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2015 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:08 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:08 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:08 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:08 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:08 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:08 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:08 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:08 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:08 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:39:08 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:39:08 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:08 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:39:09 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:39:09 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:09 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:39:09 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:09 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:09 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:10 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:39:10 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:39:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:11 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:39:11 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:39:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:12 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:39:12 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:39:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:12 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:39:13 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:39:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:13 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:39:14 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:39:14 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:39:15 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:39:15 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:39:16 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:39:16 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:39:17 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:39:17 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:18 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:18 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2019 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2019 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2019 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2020 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:23 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:23 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:23 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:23 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:23 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:23 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:23 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:23 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:23 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:39:23 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:39:23 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:23 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:39:23 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:39:23 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:23 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:39:23 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:24 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:24 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:24 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:39:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:25 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:39:25 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:39:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:26 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:39:26 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:39:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:27 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:39:27 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:39:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:28 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:39:28 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:39:29 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:39:29 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:39:30 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:39:30 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:39:31 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:39:31 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:39:32 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:39:32 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:39:33 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:39:33 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:39:33 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:39:34 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:39:34 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:39:35 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:39:35 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:39:36 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:36 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:36 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:39:36 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:41 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:41 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:41 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:41 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:41 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:41 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:41 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:41 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:41 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:39:41 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:39:41 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:41 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:39:42 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:39:42 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:42 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:42 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:42 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:39:43 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:43 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:39:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:43 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:43 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:39:44 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:44 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:39:44 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:44 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:44 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:44 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:44 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:39:45 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:39:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:45 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:39:46 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:46 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:39:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:46 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:46 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:39:47 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:47 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:39:47 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:47 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:39:48 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:39:48 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:39:49 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:39:49 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:39:49 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:50 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:39:50 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:39:51 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:39:51 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:51 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:51 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:51 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:39:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2188 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2188 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2188 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2188 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2188 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2188 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:39:56 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:56 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:39:56 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:56 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:39:56 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:56 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:39:56 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:56 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:39:56 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:39:56 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:39:56 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:56 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:39:57 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:39:57 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:39:57 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:57 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:57 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:39:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:39:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:40:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:00 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:00 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:05 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:05 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:05 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:05 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:40:05 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:40:05 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:40:05 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:40:05 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:40:05 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:40:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD HANDOVER
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:06 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:40:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:06 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:40:07 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:40:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:07 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:08 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:08 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:08 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:40:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=578 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=578 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=578 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=578 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=578 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=578 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:13 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:13 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:13 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:13 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:13 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:13 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:13 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:13 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:13 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:40:13 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:40:13 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:13 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:40:13 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:40:13 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:40:13 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:40:13 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:40:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:14 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:40:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:14 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:40:15 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:40:15 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:15 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:15 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:15 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:15 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:40:15 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:40:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:16 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:40:16 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:40:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:17 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:40:17 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:40:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:18 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:40:18 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:19 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:19 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:40:19 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1284 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1284 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1284 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1284 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1284 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:24 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:24 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:24 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:24 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:24 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:24 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:24 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:24 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:24 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:40:24 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:40:24 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:24 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:40:24 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:40:24 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:40:24 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:40:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:24 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:40:25 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:40:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:25 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:40:26 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:40:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:26 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:40:27 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:40:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:27 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:40:27 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:40:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:28 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:40:28 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:29 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:29 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:29 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:40:29 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1191 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:29 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1191 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:29 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1191 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:29 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1191 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:29 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1191 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:29 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1191 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:34 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:34 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:34 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:34 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:34 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:34 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:34 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:34 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:34 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:40:34 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:40:34 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:34 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:40:35 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:40:35 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:40:35 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:40:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:35 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:40:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:40:35 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:40:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:36 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:40:36 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:40:36 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:37 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:40:37 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:40:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:38 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:40:38 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:40:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:39 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:40:39 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:40:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:39 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:40:40 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:40:40 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:40:41 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:40:41 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:40:42 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:40:42 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:40:43 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:40:43 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:40:44 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:40:44 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:40:45 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:40:45 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:40:46 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:40:46 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:40:47 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:40:47 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:40:48 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:40:48 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:40:48 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:40:49 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:40:49 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:50 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:50 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:50 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:40:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3299 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3299 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3299 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3299 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3299 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3299 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:55 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:55 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:55 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:55 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:40:55 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:40:55 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:40:55 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:40:55 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:55 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:40:55 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:40:55 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:40:55 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:40:56 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:40:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:56 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:40:57 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:40:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:57 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:40:57 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:40:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:58 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:40:58 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:40:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:40:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:40:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:40:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:40:59 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:40:59 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:41:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:00 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:41:00 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:41:01 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:41:01 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:41:02 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:41:02 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:41:03 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:41:03 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:03 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:41:03 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:41:03 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:41:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1865 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1865 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1865 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1865 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1865 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1865 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:41:08 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:41:08 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:41:08 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:41:08 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:41:08 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:41:08 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:41:08 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:41:08 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:41:08 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:41:08 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:41:08 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:08 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:41:09 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:41:09 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:09 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:09 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:41:09 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:41:09 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:09 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:09 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:10 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:41:10 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:41:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:11 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:41:11 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:41:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:12 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:41:12 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:41:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:13 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:41:13 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:41:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:14 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:41:14 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:41:14 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:41:15 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:41:15 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:41:16 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:41:16 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:41:17 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:17 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:41:17 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:41:17 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:41:17 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1860 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:17 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1860 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:17 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1860 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:17 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1860 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:17 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1860 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:17 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1860 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:17 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1860 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:41:22 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:41:22 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:41:22 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:41:22 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:41:22 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:41:22 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:41:22 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:41:22 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:41:22 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:41:22 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:41:22 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:22 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:41:22 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:41:23 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:23 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:23 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:41:23 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:41:23 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:23 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:23 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:23 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:41:24 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:41:24 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:24 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:24 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:24 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:24 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:41:25 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:41:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:25 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:41:26 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:41:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:26 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:41:27 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:41:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:27 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:41:28 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:41:28 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:41:29 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:41:29 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:41:30 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:41:30 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:41:30 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:41:31 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:41:31 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:31 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:31 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:41:31 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:41:32 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:41:32 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:41:33 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:41:33 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:41:34 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:41:34 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:41:35 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:41:35 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:41:36 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:41:36 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:41:37 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:41:37 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:41:38 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:41:38 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:41:39 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:39 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:41:39 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:41:39 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3591 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3591 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3591 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3591 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3591 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3591 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3592 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:41:44 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:41:44 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:41:44 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:41:44 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:41:44 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:41:44 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:41:44 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:44 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:44 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:41:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:41:44 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:44 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:45 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:41:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:45 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:41:46 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:41:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:46 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:41:47 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:41:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:47 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:41:48 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:41:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:48 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:41:48 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:41:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:41:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:41:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:41:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:41:49 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:41:49 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:41:50 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:41:50 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:41:51 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:41:51 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:41:52 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:41:52 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:41:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:41:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:41:52 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:41:52 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:41:53 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:41:53 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:41:54 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:41:54 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:41:55 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:41:55 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:41:56 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:41:56 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:41:57 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:41:57 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:41:58 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:41:58 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:41:58 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:41:59 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:41:59 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:42:00 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:42:00 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:42:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:42:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:42:00 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:42:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3575 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:42:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3575 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:42:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3575 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:42:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3575 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:42:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3575 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:42:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3575 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:42:05 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:42:05 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:42:05 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:42:05 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:42:05 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:42:05 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:42:05 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:42:05 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:42:05 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:42:05 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:42:05 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:05 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:42:06 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:42:06 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:06 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:06 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:42:06 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:42:06 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:06 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:06 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:07 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:42:07 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:42:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:08 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:42:08 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:42:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:09 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:42:09 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:42:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:10 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:42:10 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:42:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:11 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:42:11 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:42:12 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:42:12 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:42:13 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:42:13 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:42:14 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:42:14 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:42:14 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:42:14 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:14 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:14 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:42:15 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:42:15 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:42:16 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:42:16 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:42:17 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:42:17 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:42:18 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:42:18 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:42:19 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:42:19 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:42:20 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:42:20 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:42:21 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:42:21 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:42:22 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:22 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:22 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:42:22 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:42:22 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:42:22 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:42:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:42:27 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:42:27 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:42:27 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:42:27 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:42:27 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:42:27 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:42:27 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:42:27 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:42:27 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:42:27 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:27 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:42:28 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:42:28 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:28 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:28 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:28 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:42:28 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:42:28 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:28 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:28 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:29 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:42:29 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:42:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:30 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:42:30 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:42:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:30 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:42:31 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:42:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:31 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:42:32 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:42:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:42:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:42:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:42:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:42:32 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:42:33 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:42:33 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:42:34 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:42:34 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:42:35 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:42:35 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:42:36 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:42:36 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:42:36 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:36 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:36 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:42:37 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:42:37 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:42:38 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:42:38 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:42:39 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:42:39 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:42:39 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:42:40 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:42:40 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:42:41 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:42:41 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:42:42 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:42:42 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:42:43 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:42:43 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:44 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:42:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:42:44 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:44 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:44 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:42:45 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:42:45 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:42:46 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:42:46 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:42:47 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:42:47 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:42:48 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:42:48 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:42:49 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:42:49 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:42:49 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:42:50 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:42:50 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:42:51 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:42:51 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:52 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:42:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:42:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:42:52 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:42:52 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:42:52 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:42:53 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:42:53 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:42:54 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:42:54 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:42:55 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:42:55 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:42:56 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:42:56 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:42:57 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:42:57 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:42:58 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:42:58 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:42:58 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:42:59 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:42:59 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:00 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=7040 tn=7 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:00 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:43:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:43:00 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:43:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:43:05 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:43:05 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:43:05 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:43:05 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:43:05 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:43:05 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:43:05 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:43:05 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:43:05 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:43:05 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:43:05 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:05 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:43:05 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:43:06 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:06 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:06 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:43:06 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:43:06 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:06 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:06 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:06 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:43:07 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:43:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:07 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:43:08 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:43:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:08 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:43:09 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:43:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:09 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:43:10 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:43:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:10 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:43:11 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:43:11 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:43:12 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:43:12 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:43:13 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:43:13 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:43:13 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:43:14 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:43:14 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:14 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:14 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:43:14 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:43:15 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:43:15 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:43:16 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:43:16 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:43:17 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:43:17 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:43:18 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:43:18 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:43:19 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:43:19 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:43:20 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:43:20 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:43:21 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:43:21 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:43:22 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:22 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:43:22 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:43:22 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:43:22 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:43:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3590 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3590 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3590 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3590 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3590 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3590 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:43:27 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:43:27 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:43:27 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:43:27 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:43:27 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:43:27 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:43:27 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:27 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:27 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:43:27 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:43:27 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:27 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:28 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:43:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:28 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:43:29 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:43:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:29 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:43:30 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:43:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:30 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:43:31 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:43:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:31 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:43:32 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:43:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:32 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:43:32 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:43:33 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:43:33 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:43:34 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:43:34 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:43:35 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:43:35 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:43:35 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:43:35 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:35 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:36 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:43:36 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:43:37 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:43:37 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:43:38 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:43:38 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:43:39 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:43:39 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:43:40 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:43:40 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:43:41 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:43:41 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:43:42 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:43:42 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:43:42 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:43:43 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:43:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:43:43 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:43 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:43 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:44 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:43:44 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:43:45 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:43:45 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:43:46 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:43:46 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:43:47 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:43:47 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:43:48 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:43:48 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:43:49 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:43:49 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:43:50 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:43:50 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:43:51 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:43:51 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:43:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:43:51 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:43:51 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:52 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:43:52 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:43:52 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:43:53 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:43:53 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:43:54 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:43:54 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:43:55 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:43:55 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:43:56 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:43:56 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:43:57 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:43:57 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:43:58 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:43:58 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:43:59 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:43:59 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:43:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:43:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:43:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:43:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:43:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7009 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7009 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7009 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7009 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7009 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:43:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7009 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:44:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:44:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:44:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:44:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:44:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:44:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:44:05 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:44:05 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:44:05 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:44:05 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:44:05 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:44:05 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:44:05 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:44:05 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:44:05 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:44:05 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:44:05 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:44:05 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:05 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:05 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:44:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:44:05 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:05 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:06 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:44:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:44:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:44:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:44:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:44:06 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:44:06 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:44:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:44:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:44:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:44:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:44:07 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:44:07 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:44:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:44:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:44:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:44:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:44:08 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:44:08 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:44:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:44:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:44:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:44:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:44:09 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:44:09 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:44:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:44:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:44:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:44:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:44:10 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:44:10 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:44:11 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:44:11 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:44:12 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:44:12 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:44:13 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:13 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:44:13 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:44:13 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:13 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:14 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:44:14 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:44:15 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:44:15 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:44:16 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:44:16 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:44:16 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:44:17 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:44:17 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:44:18 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:44:18 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:44:19 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:44:19 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:44:20 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:44:20 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:44:21 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:44:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:44:21 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:44:21 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:21 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:22 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:44:22 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:44:23 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:44:23 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:44:24 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:44:24 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:44:25 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:44:25 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:44:26 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:44:26 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:44:26 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:44:27 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:44:27 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:44:28 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:44:28 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:44:29 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:44:29 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:44:29 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:29 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:29 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:44:30 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:44:30 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:44:31 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:44:31 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:44:32 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:44:32 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:44:33 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:44:33 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:44:34 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:44:34 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:44:35 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:44:35 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:44:36 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:44:36 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:44:37 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:44:37 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:44:37 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:44:37 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:37 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:37 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:44:38 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:44:38 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:44:39 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 03:44:39 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 03:44:40 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 03:44:40 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 03:44:41 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 03:44:41 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 03:44:42 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 03:44:42 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 03:44:43 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 03:44:43 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 03:44:44 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 03:44:44 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 03:44:45 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 03:44:45 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:44:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:44:45 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:45 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:46 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 03:44:46 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 03:44:47 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 03:44:47 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 03:44:48 [DEBUG] clck_gen.py:102 IND CLOCK 9180
2025-04-29 03:44:48 [DEBUG] clck_gen.py:102 IND CLOCK 9282
2025-04-29 03:44:49 [DEBUG] clck_gen.py:102 IND CLOCK 9384
2025-04-29 03:44:49 [DEBUG] clck_gen.py:102 IND CLOCK 9486
2025-04-29 03:44:49 [DEBUG] clck_gen.py:102 IND CLOCK 9588
2025-04-29 03:44:50 [DEBUG] clck_gen.py:102 IND CLOCK 9690
2025-04-29 03:44:50 [DEBUG] clck_gen.py:102 IND CLOCK 9792
2025-04-29 03:44:51 [DEBUG] clck_gen.py:102 IND CLOCK 9894
2025-04-29 03:44:51 [DEBUG] clck_gen.py:102 IND CLOCK 9996
2025-04-29 03:44:52 [DEBUG] clck_gen.py:102 IND CLOCK 10098
2025-04-29 03:44:52 [DEBUG] clck_gen.py:102 IND CLOCK 10200
2025-04-29 03:44:53 [DEBUG] clck_gen.py:102 IND CLOCK 10302
2025-04-29 03:44:53 [DEBUG] clck_gen.py:102 IND CLOCK 10404
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:44:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:44:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:44:53 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:44:53 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:44:54 [DEBUG] clck_gen.py:102 IND CLOCK 10506
2025-04-29 03:44:54 [DEBUG] clck_gen.py:102 IND CLOCK 10608
2025-04-29 03:44:55 [DEBUG] clck_gen.py:102 IND CLOCK 10710
2025-04-29 03:44:55 [DEBUG] clck_gen.py:102 IND CLOCK 10812
2025-04-29 03:44:56 [DEBUG] clck_gen.py:102 IND CLOCK 10914
2025-04-29 03:44:56 [DEBUG] clck_gen.py:102 IND CLOCK 11016
2025-04-29 03:44:57 [DEBUG] clck_gen.py:102 IND CLOCK 11118
2025-04-29 03:44:57 [DEBUG] clck_gen.py:102 IND CLOCK 11220
2025-04-29 03:44:58 [DEBUG] clck_gen.py:102 IND CLOCK 11322
2025-04-29 03:44:58 [DEBUG] clck_gen.py:102 IND CLOCK 11424
2025-04-29 03:44:59 [DEBUG] clck_gen.py:102 IND CLOCK 11526
2025-04-29 03:44:59 [DEBUG] clck_gen.py:102 IND CLOCK 11628
2025-04-29 03:44:59 [DEBUG] clck_gen.py:102 IND CLOCK 11730
2025-04-29 03:45:00 [DEBUG] clck_gen.py:102 IND CLOCK 11832
2025-04-29 03:45:00 [DEBUG] clck_gen.py:102 IND CLOCK 11934
2025-04-29 03:45:01 [DEBUG] clck_gen.py:102 IND CLOCK 12036
2025-04-29 03:45:01 [DEBUG] clck_gen.py:102 IND CLOCK 12138
2025-04-29 03:45:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:45:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:45:02 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:45:02 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:02 [DEBUG] clck_gen.py:102 IND CLOCK 12240
2025-04-29 03:45:02 [DEBUG] clck_gen.py:102 IND CLOCK 12342
2025-04-29 03:45:03 [DEBUG] clck_gen.py:102 IND CLOCK 12444
2025-04-29 03:45:03 [DEBUG] clck_gen.py:102 IND CLOCK 12546
2025-04-29 03:45:04 [DEBUG] clck_gen.py:102 IND CLOCK 12648
2025-04-29 03:45:04 [DEBUG] clck_gen.py:102 IND CLOCK 12750
2025-04-29 03:45:05 [DEBUG] clck_gen.py:102 IND CLOCK 12852
2025-04-29 03:45:05 [DEBUG] clck_gen.py:102 IND CLOCK 12954
2025-04-29 03:45:06 [DEBUG] clck_gen.py:102 IND CLOCK 13056
2025-04-29 03:45:06 [DEBUG] clck_gen.py:102 IND CLOCK 13158
2025-04-29 03:45:07 [DEBUG] clck_gen.py:102 IND CLOCK 13260
2025-04-29 03:45:07 [DEBUG] clck_gen.py:102 IND CLOCK 13362
2025-04-29 03:45:08 [DEBUG] clck_gen.py:102 IND CLOCK 13464
2025-04-29 03:45:08 [DEBUG] clck_gen.py:102 IND CLOCK 13566
2025-04-29 03:45:08 [DEBUG] clck_gen.py:102 IND CLOCK 13668
2025-04-29 03:45:09 [DEBUG] clck_gen.py:102 IND CLOCK 13770
2025-04-29 03:45:09 [DEBUG] clck_gen.py:102 IND CLOCK 13872
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=13904 tn=3 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (MS@172.18.169.22:6700) RX TRXD message (fn=13904 tn=4 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:45:10 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:45:10 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13905 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:10 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13905 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13905 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13906 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:45:15 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:45:15 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:45:15 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:45:15 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:45:15 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:45:15 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:45:15 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:45:15 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:15 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:45:15 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:45:15 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:45:15 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:16 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:45:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:16 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:45:16 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:45:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:17 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:45:17 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:45:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:18 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:45:18 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:45:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:19 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:45:19 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:45:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:20 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:45:20 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:45:21 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:45:21 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:45:22 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:45:22 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:45:23 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:45:23 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:45:23 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:45:23 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:45:23 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:24 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:45:24 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:45:25 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:45:25 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:45:26 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:45:26 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:45:27 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:45:27 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:45:27 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:45:28 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:45:28 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:45:29 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:45:29 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:45:30 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:45:30 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:45:31 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:45:31 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:31 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:45:31 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:45:31 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3584 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:45:36 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:45:36 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:45:36 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:45:36 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:45:36 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:45:36 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:45:36 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:45:36 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:45:36 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:45:36 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:45:36 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:36 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:45:37 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:45:37 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:45:37 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:45:37 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:45:37 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:37 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:38 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:45:38 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:45:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:39 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:45:39 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:45:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:40 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:45:40 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:45:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:41 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:45:41 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:45:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:42 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:45:42 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:45:43 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:45:43 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:45:43 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:45:44 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:45:44 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:45:45 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:45 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:45:45 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:45:45 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:45:50 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:45:50 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:45:50 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:45:50 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:45:50 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:45:50 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:45:50 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:45:50 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:45:50 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:45:50 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:45:50 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:45:50 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:45:50 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:45:50 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:45:51 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:51 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:45:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:51 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:51 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:45:52 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:45:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:52 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:45:53 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:45:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:53 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:45:54 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:45:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:54 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:45:55 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:45:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:55 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:45:56 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:45:56 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:45:57 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:45:57 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:45:58 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:45:58 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:45:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:45:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:45:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:45:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:45:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:45:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:04 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:04 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:04 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:04 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:46:04 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:46:04 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:46:04 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:46:04 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:46:04 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:46:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:46:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:46:05 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:46:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:05 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:46:06 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:46:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:06 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:46:06 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:46:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:07 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:46:07 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:46:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:08 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:46:08 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:46:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:09 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:46:09 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:46:10 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:46:10 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:11 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:11 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:46:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:16 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:16 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:16 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:16 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:46:16 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:46:16 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:46:16 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:46:16 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:46:16 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:46:16 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:46:16 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:46:17 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:46:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:17 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:46:18 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:46:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:18 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:46:19 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:46:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:19 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:46:20 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:46:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:20 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:46:21 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:21 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:21 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1078 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1078 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1078 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1078 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1078 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1079 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:21 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:46:21 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:46:22 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:46:22 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:46:23 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:46:23 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:46:24 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:46:24 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:46:25 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:46:25 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:26 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:26 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:26 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:26 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:26 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:46:26 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:26 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:26 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:31 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:31 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:31 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:31 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:46:31 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:46:31 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:46:31 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:46:31 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:46:31 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:46:31 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:46:31 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:46:32 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:46:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:32 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:46:33 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:46:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:33 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:46:34 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:46:34 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:34 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:34 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:34 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:34 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:46:35 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:46:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:35 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:46:36 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:46:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:36 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:46:37 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:46:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:37 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:46:38 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:46:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:38 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:46:39 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:46:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:39 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:46:39 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:46:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:40 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:46:40 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:46:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:41 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:41 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:46:41 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:46:42 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:46:42 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:46:43 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:46:43 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:46:44 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:46:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:44 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:46:45 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:46:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:45 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:46:46 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:46:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:46 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:46:47 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:46:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:47 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:46:48 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:46:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:48 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:46:49 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:46:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:49 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:46:50 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:46:50 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:46:51 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:46:51 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:51 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:51 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:46:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4308 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4308 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4308 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4308 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4308 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4308 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4308 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:56 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:56 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:46:56 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:56 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:46:56 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:56 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:46:56 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:56 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:46:56 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:46:56 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:46:56 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:46:56 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:46:57 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:46:57 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:46:57 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:46:57 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:46:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:46:57 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:46:57 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD NOHANDOVER
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=126 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=127 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=128 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=130 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=131 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=132 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=133 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=134 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=135 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=136 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=137 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=138 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=139 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=140 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=141 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=143 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=144 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=145 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=146 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=147 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=148 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=149 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=150 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=151 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=152 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=153 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=154 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=156 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=157 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=158 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=159 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=160 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=161 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=162 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=163 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=164 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=165 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=166 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=167 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=169 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=170 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=171 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=172 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=173 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=174 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=175 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=176 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=177 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=178 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=179 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=180 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=182 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=183 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=184 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=185 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=186 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=187 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=188 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=189 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=190 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=191 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=192 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=193 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=195 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=196 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=197 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=198 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=199 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=200 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=201 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=202 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=203 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=204 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=205 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=206 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=208 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=209 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=210 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=211 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=212 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=213 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD NOHANDOVER
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:46:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:46:58 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:46:58 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:46:58 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:46:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=302 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=302 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=302 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=302 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=302 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=302 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:46:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=302 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:47:03 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:47:03 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:47:03 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:47:03 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:47:03 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:47:03 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:47:03 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:03 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:47:03 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:47:03 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:47:03 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:47:03 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD NOHANDOVER
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=130 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=131 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=132 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=133 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=134 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=135 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=136 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=137 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=138 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=139 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=140 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=141 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=143 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=144 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=145 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=146 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=147 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=148 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=149 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=150 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=151 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=152 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=153 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=154 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=156 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=157 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=158 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=159 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=160 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=161 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=162 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=163 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=164 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=165 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=166 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=167 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=169 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=170 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=171 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=172 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=173 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=174 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=175 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=176 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=177 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=178 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=179 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=180 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=182 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=183 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=184 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=185 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=186 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=187 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=188 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=189 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:03 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=190 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=191 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=192 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=193 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=195 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=196 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=197 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=198 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=199 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=200 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=201 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=202 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=203 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=204 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=205 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=206 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=208 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=209 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=210 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=211 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [ERROR] data_if.py:108 Failed to encode a TRXD message ('fn=212 tn=0 bl=148 rssi=-122 toa256=0') due to error: RSSI -122 is out of range
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD NOHANDOVER
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:47:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:47:04 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:47:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:47:09 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:47:09 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:47:09 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:47:09 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:47:09 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:47:09 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:47:09 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:47:09 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:47:09 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:47:09 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:47:09 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:47:09 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:47:10 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:47:10 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:47:10 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:10 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:47:10 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:10 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:47:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:47:10 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:47:11 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:47:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:47:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:47:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:47:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:47:11 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:47:12 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:47:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:47:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:47:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:47:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:47:12 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:47:13 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:47:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:47:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:47:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:47:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:47:13 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:47:14 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:47:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:47:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:47:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:47:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:47:14 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:47:15 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:47:15 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:47:16 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:47:16 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:47:17 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:47:17 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:47:18 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:47:18 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:47:19 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:47:19 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:47:20 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:47:20 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:47:21 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:47:21 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:47:22 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:47:22 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:47:22 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:47:23 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:47:23 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:47:24 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:47:24 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:47:25 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:47:25 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:25 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:47:26 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:47:26 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:47:27 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:47:27 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:47:28 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:47:28 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:47:29 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:47:29 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:47:30 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:47:30 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:47:31 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:47:31 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:47:32 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:47:32 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:47:32 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:47:33 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:47:33 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:47:34 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:47:34 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:47:35 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:47:35 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:47:36 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:47:36 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:47:37 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:47:37 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:47:38 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:47:38 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:47:39 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:47:39 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:47:40 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:47:40 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:47:41 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:47:41 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:41 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:47:41 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:47:42 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:47:42 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:47:43 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:47:43 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 03:47:44 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 03:47:44 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 03:47:45 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 03:47:45 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 03:47:46 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 03:47:46 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 03:47:47 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 03:47:47 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 03:47:48 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 03:47:48 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 03:47:49 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 03:47:49 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 03:47:50 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 03:47:50 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 03:47:51 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 03:47:51 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 03:47:51 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 03:47:52 [DEBUG] clck_gen.py:102 IND CLOCK 9180
2025-04-29 03:47:52 [DEBUG] clck_gen.py:102 IND CLOCK 9282
2025-04-29 03:47:53 [DEBUG] clck_gen.py:102 IND CLOCK 9384
2025-04-29 03:47:53 [DEBUG] clck_gen.py:102 IND CLOCK 9486
2025-04-29 03:47:54 [DEBUG] clck_gen.py:102 IND CLOCK 9588
2025-04-29 03:47:54 [DEBUG] clck_gen.py:102 IND CLOCK 9690
2025-04-29 03:47:55 [DEBUG] clck_gen.py:102 IND CLOCK 9792
2025-04-29 03:47:55 [DEBUG] clck_gen.py:102 IND CLOCK 9894
2025-04-29 03:47:56 [DEBUG] clck_gen.py:102 IND CLOCK 9996
2025-04-29 03:47:56 [DEBUG] clck_gen.py:102 IND CLOCK 10098
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:47:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:47:56 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:47:57 [DEBUG] clck_gen.py:102 IND CLOCK 10200
2025-04-29 03:47:57 [DEBUG] clck_gen.py:102 IND CLOCK 10302
2025-04-29 03:47:58 [DEBUG] clck_gen.py:102 IND CLOCK 10404
2025-04-29 03:47:58 [DEBUG] clck_gen.py:102 IND CLOCK 10506
2025-04-29 03:47:59 [DEBUG] clck_gen.py:102 IND CLOCK 10608
2025-04-29 03:47:59 [DEBUG] clck_gen.py:102 IND CLOCK 10710
2025-04-29 03:48:00 [DEBUG] clck_gen.py:102 IND CLOCK 10812
2025-04-29 03:48:00 [DEBUG] clck_gen.py:102 IND CLOCK 10914
2025-04-29 03:48:01 [DEBUG] clck_gen.py:102 IND CLOCK 11016
2025-04-29 03:48:01 [DEBUG] clck_gen.py:102 IND CLOCK 11118
2025-04-29 03:48:02 [DEBUG] clck_gen.py:102 IND CLOCK 11220
2025-04-29 03:48:02 [DEBUG] clck_gen.py:102 IND CLOCK 11322
2025-04-29 03:48:02 [DEBUG] clck_gen.py:102 IND CLOCK 11424
2025-04-29 03:48:03 [DEBUG] clck_gen.py:102 IND CLOCK 11526
2025-04-29 03:48:03 [DEBUG] clck_gen.py:102 IND CLOCK 11628
2025-04-29 03:48:04 [DEBUG] clck_gen.py:102 IND CLOCK 11730
2025-04-29 03:48:04 [DEBUG] clck_gen.py:102 IND CLOCK 11832
2025-04-29 03:48:05 [DEBUG] clck_gen.py:102 IND CLOCK 11934
2025-04-29 03:48:05 [DEBUG] clck_gen.py:102 IND CLOCK 12036
2025-04-29 03:48:06 [DEBUG] clck_gen.py:102 IND CLOCK 12138
2025-04-29 03:48:06 [DEBUG] clck_gen.py:102 IND CLOCK 12240
2025-04-29 03:48:07 [DEBUG] clck_gen.py:102 IND CLOCK 12342
2025-04-29 03:48:07 [DEBUG] clck_gen.py:102 IND CLOCK 12444
2025-04-29 03:48:08 [DEBUG] clck_gen.py:102 IND CLOCK 12546
2025-04-29 03:48:08 [DEBUG] clck_gen.py:102 IND CLOCK 12648
2025-04-29 03:48:09 [DEBUG] clck_gen.py:102 IND CLOCK 12750
2025-04-29 03:48:09 [DEBUG] clck_gen.py:102 IND CLOCK 12852
2025-04-29 03:48:10 [DEBUG] clck_gen.py:102 IND CLOCK 12954
2025-04-29 03:48:10 [DEBUG] clck_gen.py:102 IND CLOCK 13056
2025-04-29 03:48:11 [DEBUG] clck_gen.py:102 IND CLOCK 13158
2025-04-29 03:48:11 [DEBUG] clck_gen.py:102 IND CLOCK 13260
2025-04-29 03:48:12 [DEBUG] clck_gen.py:102 IND CLOCK 13362
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:48:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:12 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:48:12 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:48:12 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13457 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13457 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13457 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13457 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13457 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13457 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=13458 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:48:17 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:48:17 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:48:17 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:48:17 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:48:17 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:48:17 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:48:17 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:48:17 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:48:17 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:48:17 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:48:17 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:17 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:48:18 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:48:18 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:18 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:48:18 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:48:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:48:18 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:48:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:18 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:19 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:48:19 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:48:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:19 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:48:20 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:48:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:20 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:48:21 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:48:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:21 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:48:22 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:48:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:22 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:48:23 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:48:23 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:48:24 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:48:24 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:48:25 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:48:25 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:48:26 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:48:26 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:48:27 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:48:27 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:48:28 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:48:28 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:48:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:48:29 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:48:29 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:48:29 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:48:34 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:48:34 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:48:34 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:48:34 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:48:34 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:48:34 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:48:34 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:48:34 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:34 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:48:34 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:48:34 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:34 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:35 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:48:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:35 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:48:35 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:48:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:36 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:48:36 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:48:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:37 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:48:37 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:48:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:38 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:48:38 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:48:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:39 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:48:39 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:48:40 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:48:40 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:48:41 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:48:41 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:48:42 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:48:42 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:48:43 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:48:43 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:48:44 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:48:44 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:48:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:45 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:48:45 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:48:45 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:48:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2336 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2336 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2336 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2336 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2336 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2336 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:48:50 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:48:50 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:48:50 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:48:50 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:48:50 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:48:50 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:48:50 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:48:50 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:50 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:48:50 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:48:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:48:51 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:48:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:51 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:48:51 [DEBUG] fake_trx.py:263 (MS@172.18.169.22:6700) Recv SETTA cmd
2025-04-29 03:48:52 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:48:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:52 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:48:53 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:48:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:53 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:48:53 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:48:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:54 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:48:54 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:48:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:48:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:48:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:48:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:48:55 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:48:55 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:48:56 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:48:56 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:48:57 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:48:57 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:48:58 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:48:58 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:48:59 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:48:59 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:49:00 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:49:00 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:49:01 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:49:01 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:49:02 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:49:02 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:49:03 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:49:03 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:49:04 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:49:04 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:49:05 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:49:05 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:49:05 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:49:06 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:49:06 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:49:07 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:49:07 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:49:08 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:49:08 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:49:09 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:49:09 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:49:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:49:10 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:49:10 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:49:10 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4287 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:10 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4287 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4287 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4287 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:10 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4288 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:49:15 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:49:15 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:49:15 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:49:15 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:49:15 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:49:15 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:49:15 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:49:15 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:15 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:49:15 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:49:15 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:16 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:49:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:16 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:49:17 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:49:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:17 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:49:18 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:49:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:18 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:49:19 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:49:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:19 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:49:20 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:49:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:20 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:49:21 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:49:21 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:49:22 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:49:22 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:49:23 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:49:23 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:49:23 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:49:24 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:49:24 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:49:25 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:49:25 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:49:26 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:49:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:49:26 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:49:26 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2446 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2446 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2446 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2446 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2446 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2446 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2446 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:49:31 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:49:31 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:49:31 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:49:31 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:49:31 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:49:31 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:49:31 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:49:31 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:49:31 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:49:31 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:49:31 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:31 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:49:32 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:49:32 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:49:32 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:32 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:49:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:49:32 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:49:32 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:49:32 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:32 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:33 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:49:33 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:49:33 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:34 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:49:34 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:49:34 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:34 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:34 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:34 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:35 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:49:35 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:49:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:36 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:49:36 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:49:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:37 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:49:37 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:49:38 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:49:38 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:49:39 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:49:39 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:49:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:49:39 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:49:39 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:39 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:49:44 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:49:44 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:49:44 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:49:44 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:49:44 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:49:44 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:49:44 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:49:44 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:49:44 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:49:44 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:49:44 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:49:44 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:49:45 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:49:45 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:49:45 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:45 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:49:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:49:45 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:49:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:45 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:46 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:49:46 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:49:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:47 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:49:47 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:49:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:48 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:49:48 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:49:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:49 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:49:49 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:49:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:50 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:49:50 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:49:50 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:49:51 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:49:51 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:49:52 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:49:52 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:49:53 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:49:53 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:49:54 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:49:54 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:49:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:49:55 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:49:55 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:49:55 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:49:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2246 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2246 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2246 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2246 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2246 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:49:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2246 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:00 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:00 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:00 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:00 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:50:00 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:50:00 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:50:00 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:50:00 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:00 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:01 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:01 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:01 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:02 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:02 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:02 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:50:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=497 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=497 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=497 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=497 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=497 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=497 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:07 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:07 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:07 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:07 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:07 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:07 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:07 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:07 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:07 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:50:07 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:50:07 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:07 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:50:08 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:50:08 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:50:08 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:08 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:08 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:08 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:09 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:09 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:09 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:09 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:50:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=314 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=314 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=314 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=314 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=314 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=314 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:14 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:14 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:14 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:14 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:50:14 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:50:14 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:50:14 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:50:14 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:14 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:14 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:15 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:50:15 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:15 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:15 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:15 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:15 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:50:16 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:50:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:16 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:50:17 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:17 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:17 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:18 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:50:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:18 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:50:19 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:50:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:19 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:50:19 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:50:20 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:50:20 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:21 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:50:21 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:50:22 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:50:22 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:50:23 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:50:23 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:50:24 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:24 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:50:25 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:50:25 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:50:26 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:50:26 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:50:27 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:50:27 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:27 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:27 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:50:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2870 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2870 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2870 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2870 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2870 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2870 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:32 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:32 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:32 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:32 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:32 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:32 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:32 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:32 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:50:32 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:50:32 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:32 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:50:33 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:50:33 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:50:33 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:33 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:33 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:34 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:50:34 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:50:34 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:34 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:34 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:34 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:35 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:50:35 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:50:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:36 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:50:36 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:50:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:37 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:50:37 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:50:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:37 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:50:38 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:50:38 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:50:39 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:50:39 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:50:40 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:50:40 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:50:41 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:50:41 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:50:42 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:50:42 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:50:43 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:50:43 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:50:44 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:50:44 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:50:45 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:50:45 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:50:46 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:50:46 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:50:47 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:47 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:47 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:47 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:52 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:52 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:52 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:52 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:50:52 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:50:52 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:50:52 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:50:52 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:52 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:53 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:50:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:53 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:50:54 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:54 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:50:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:50:54 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:50:54 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:50:55 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:50:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:55 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:50:56 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:50:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:56 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:50:57 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:50:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:50:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:50:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:50:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:50:57 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:50:58 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:50:58 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:50:59 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:50:59 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:51:00 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:51:00 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:51:01 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:51:01 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:51:01 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:51:02 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:51:02 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:51:03 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:51:03 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:51:04 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:51:04 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:51:05 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:51:05 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:51:06 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:51:06 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:51:07 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:51:07 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:51:08 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:51:08 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:51:09 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:51:09 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:51:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:51:09 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:51:09 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:51:09 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:51:14 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:51:14 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:51:14 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:51:14 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:51:14 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:51:14 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:51:14 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:51:14 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:51:14 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:51:14 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:51:14 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:14 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:51:15 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:51:15 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:51:15 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:51:15 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:51:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:51:15 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:51:15 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:15 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:16 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:51:16 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:51:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:17 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:51:17 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:51:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:18 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:51:18 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:51:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:19 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:51:19 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:51:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:20 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:51:20 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:51:21 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:51:21 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:51:22 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:51:22 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:51:23 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:51:23 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:51:24 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:51:24 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:51:24 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:51:25 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:51:25 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:51:26 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:51:26 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:51:27 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:51:27 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:51:28 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:51:28 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:51:29 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:51:29 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:51:30 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:51:30 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:51:31 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:51:31 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:51:32 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:51:32 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:51:33 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:51:33 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:51:34 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:51:34 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:51:35 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:51:35 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:51:36 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:51:36 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:51:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:51:36 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:51:36 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:51:36 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:51:36 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4693 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:51:36 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4693 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:51:36 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4693 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:51:36 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4693 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:51:36 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4693 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:51:36 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4693 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:51:41 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:51:41 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:41 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:51:41 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:51:42 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:51:42 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:51:42 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:51:42 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:51:42 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:51:42 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:51:42 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:51:42 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:51:42 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:51:42 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:51:42 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:51:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:51:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:51:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:51:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:51:42 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:51:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:43 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:51:43 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:51:44 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:44 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:44 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:44 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:44 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:51:44 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:51:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:45 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:51:45 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:51:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:46 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:51:46 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:51:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:51:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:51:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:51:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:51:47 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:51:47 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:51:48 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:51:48 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:51:49 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:51:49 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:51:50 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:51:50 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:51:51 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:51:51 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:51:52 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:51:52 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:51:53 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:51:53 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:51:54 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:51:54 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:51:54 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:51:55 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:51:55 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:51:56 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:51:56 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:51:57 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:51:57 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:51:58 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:51:58 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:51:59 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:51:59 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:52:00 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:52:00 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:52:01 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:52:01 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:52:02 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:52:02 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:52:03 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:52:03 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:52:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:52:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:52:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:52:04 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:52:09 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:52:09 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:52:09 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:52:09 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:52:09 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:52:09 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:52:09 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:52:09 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:52:09 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:52:09 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:52:09 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:52:10 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:52:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:10 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:52:11 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:52:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:11 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:52:11 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:52:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:12 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:52:12 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:52:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:13 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:52:13 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:52:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:14 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:52:14 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:52:15 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:52:15 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:52:16 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:52:16 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:52:17 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:52:17 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:52:18 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:52:18 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:52:19 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:52:19 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:52:20 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:52:20 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:52:20 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:52:21 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:52:21 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:52:22 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:52:22 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:52:23 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:52:23 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:52:24 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:52:24 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:52:25 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:52:25 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:52:26 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:52:26 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:52:27 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:52:27 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:52:28 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:52:28 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:52:29 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:52:29 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:52:30 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:52:30 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:52:31 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:52:31 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:52:31 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:52:32 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:52:32 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:52:33 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:52:33 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:52:34 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:52:34 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:52:35 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:52:35 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:52:36 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:52:36 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:52:37 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:52:37 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:52:38 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:52:38 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:52:39 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:52:39 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:52:40 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:52:40 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:52:41 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:52:41 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:52:42 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:52:42 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:52:43 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:52:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:52:43 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:52:43 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:52:43 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:52:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7264 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:52:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7264 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:52:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7264 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:52:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7264 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:52:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7264 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:52:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7264 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:52:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7264 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:52:48 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:52:48 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:52:48 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:52:48 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:52:48 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:52:48 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:52:48 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:52:48 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:52:48 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:52:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:52:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:52:49 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:52:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:49 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:52:50 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:52:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:50 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:52:51 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:52:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:51 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:52:51 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:52:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:52 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:52:52 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:52:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:52:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:52:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:52:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:52:53 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:52:53 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:52:54 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:52:54 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:52:55 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:52:55 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:52:56 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:52:56 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:52:57 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:52:57 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:52:58 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:52:58 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:52:59 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:52:59 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:53:00 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:53:00 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:53:01 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:53:01 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:53:01 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:53:02 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:53:02 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:53:03 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:53:03 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:53:04 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:53:04 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:53:05 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:53:05 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:53:06 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:53:06 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:53:07 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:53:07 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:53:08 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:53:08 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:53:09 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:53:09 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:53:10 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:53:10 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:53:11 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:53:11 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:53:11 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:53:12 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:53:12 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:53:13 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:53:13 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:53:14 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:53:14 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:53:15 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:53:15 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:53:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:16 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:16 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:16 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=5995 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:21 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:21 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:21 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:21 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:21 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:21 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:21 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:21 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:21 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:53:21 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:53:21 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:21 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:53:21 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:53:21 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:53:21 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:53:21 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:21 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:21 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:21 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:53:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=115 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=115 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=115 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=115 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=115 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:21 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=115 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:26 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:26 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:26 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:26 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:26 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:26 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:26 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:26 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:26 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:53:26 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:53:26 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:26 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:53:27 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:53:27 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:53:27 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:53:27 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:27 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:53:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:32 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:32 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:32 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:32 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:32 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:32 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:32 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:32 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:53:32 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:53:32 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:32 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:53:32 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:53:32 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:53:32 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:53:32 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:32 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:37 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:37 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:37 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:37 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:37 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:53:37 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:38 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:38 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:38 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:38 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:53:38 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:53:38 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:53:38 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:53:38 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:53:38 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:53:38 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:53:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:53:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:53:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:53:38 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:53:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:39 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:53:39 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:53:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:40 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:53:40 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:53:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:41 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:53:41 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:53:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:42 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:53:42 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:53:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:43 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:53:43 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:53:44 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:53:44 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:53:45 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:53:45 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:53:46 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:53:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:46 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:46 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:46 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:53:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1830 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1830 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1830 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1830 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1830 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1830 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1830 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:53:51 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:51 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:53:51 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:51 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:53:51 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:51 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:53:51 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:51 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:53:51 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:53:51 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:53:51 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:53:51 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:53:52 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:53:52 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:53:52 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:53:52 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:53:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:53:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:53:52 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:53 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:53:53 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:53:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:54 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:53:54 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:53:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:55 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:53:55 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:53:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:55 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:53:56 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:53:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:53:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:53:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:53:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:53:56 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:53:57 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:53:57 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:53:58 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:53:58 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:53:59 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:53:59 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:00 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1827 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:05 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:05 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:05 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:05 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:54:05 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:54:05 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:54:05 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:54:05 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:54:05 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:54:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:54:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:54:06 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:54:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:06 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:54:07 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:54:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:07 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:54:08 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:54:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:08 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:54:09 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:54:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:09 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:54:10 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:54:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:10 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:54:11 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:54:11 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:54:11 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:54:12 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:54:12 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:54:13 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:13 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:13 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:13 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:54:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1838 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1838 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1838 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1838 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1838 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1838 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:18 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:18 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:18 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:18 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:18 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:18 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:18 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:18 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:18 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:54:18 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:54:18 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:18 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:54:19 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:54:19 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:54:19 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:54:19 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:54:19 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:54:19 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:20 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:54:20 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:54:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:21 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:54:21 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:54:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:22 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:54:22 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:54:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:23 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:54:23 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:54:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:24 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:54:24 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:54:25 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:54:25 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:54:26 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:54:26 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:54:27 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:27 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:27 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:32 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:32 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:32 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:32 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:32 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:32 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:32 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:32 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:54:32 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:54:32 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:32 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:54:33 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:54:33 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:54:33 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:54:33 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:54:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:54:33 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:33 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:54:34 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:54:34 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:34 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:34 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:34 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:34 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:54:35 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:54:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:35 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:54:36 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:54:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:36 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:54:37 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:54:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:37 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:54:38 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:54:38 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:54:39 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:54:39 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:54:40 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:54:40 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:41 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:41 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:41 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:54:41 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:41 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:41 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:41 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:41 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:41 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:46 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:46 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:46 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:46 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:54:46 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:54:46 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:54:46 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:54:46 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:54:46 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:54:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:54:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:54:47 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:54:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:47 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:54:48 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:54:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:48 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:54:49 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:54:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:49 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:54:49 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:54:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:50 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:54:50 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:54:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:54:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:54:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:54:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:54:51 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:54:51 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:54:52 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:54:52 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:54:53 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:54:53 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:54:54 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:54:54 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:54:55 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:54:55 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:54:56 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:54:56 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:54:57 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:54:57 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:54:58 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:54:58 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:54:59 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:54:59 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:55:00 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:55:00 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:55:01 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:55:01 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:55:01 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:55:02 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:02 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:02 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:02 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:02 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3537 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3537 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3537 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3537 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3537 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3537 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:02 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3538 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:07 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:07 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:07 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:07 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:07 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:07 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:07 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:07 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:07 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:55:07 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:55:07 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:07 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:55:08 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:55:08 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:55:08 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:55:08 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:55:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:55:08 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:09 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:55:09 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:55:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:10 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:55:10 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:55:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:11 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:55:11 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:55:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:12 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:55:12 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:55:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:13 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:55:13 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:55:14 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:55:14 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:55:14 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:55:15 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:55:15 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:16 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:16 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:16 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:16 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:55:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:16 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1834 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:21 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:21 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:21 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:21 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:55:21 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:55:21 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:55:21 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:55:21 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:55:21 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:55:21 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:55:21 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:55:22 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:55:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:22 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:55:23 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:55:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:23 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:55:24 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:55:24 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:24 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:24 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:24 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:24 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:55:25 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:55:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:25 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:55:26 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:55:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:26 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:55:27 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:55:27 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:55:28 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:55:28 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:55:29 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:55:29 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:55:30 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:55:30 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:55:31 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:55:31 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:55:31 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:55:32 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:55:32 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:55:33 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:55:33 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:55:34 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:55:34 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:55:35 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:55:35 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:55:36 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:55:36 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:55:37 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:55:37 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:38 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:38 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:38 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=3539 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:43 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:43 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:43 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:43 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:55:43 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:43 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:55:43 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:55:43 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:55:43 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:55:43 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:43 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:43 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:43 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:55:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=130 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=130 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=130 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=130 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:43 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=130 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:48 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:48 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:48 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:48 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:48 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:48 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:48 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:48 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:48 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:55:48 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:55:48 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:48 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:55:49 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:55:49 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:55:49 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:55:49 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:49 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:49 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:49 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:55:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=123 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:54 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:54 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:54 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:54 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:55:54 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:54 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:55:54 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:55:54 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:55:54 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:55:54 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:54 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:54 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:55:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:54 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=126 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:55:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:59 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:55:59 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:59 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:55:59 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:59 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:55:59 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:59 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:55:59 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:55:59 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:55:59 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:55:59 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:56:00 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:56:00 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:56:00 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:56:00 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:56:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:00 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:05 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:05 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:05 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:05 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:05 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:05 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:05 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:05 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:05 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:56:05 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:56:05 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:05 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:56:06 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:56:06 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:56:06 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:56:06 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:56:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:56:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:06 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:06 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:06 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:11 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:11 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:11 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:11 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:56:11 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:11 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:56:11 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:56:11 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:56:11 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:11 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:11 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:11 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:16 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:16 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:16 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:16 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:16 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:16 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:16 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:16 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:16 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:56:16 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:56:16 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:16 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:56:17 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:56:17 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:56:17 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:56:17 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:56:17 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:56:17 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:56:17 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:18 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:56:18 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:56:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:19 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:56:19 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:56:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:20 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:56:20 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:56:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:21 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:56:21 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:56:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:22 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:56:22 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:56:23 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:56:23 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:56:23 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:56:24 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:56:24 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:56:25 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:56:25 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 03:56:26 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 03:56:26 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 03:56:27 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 03:56:27 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 03:56:28 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 03:56:28 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 03:56:29 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 03:56:29 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 03:56:30 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 03:56:30 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 03:56:31 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 03:56:31 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 03:56:32 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 03:56:32 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 03:56:33 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 03:56:33 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 03:56:33 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 03:56:34 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 03:56:34 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 03:56:35 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 03:56:35 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 03:56:36 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 03:56:36 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 03:56:37 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 03:56:37 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 03:56:38 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 03:56:38 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 03:56:39 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 03:56:39 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 03:56:40 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 03:56:40 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 03:56:41 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 03:56:41 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 03:56:42 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 03:56:42 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 03:56:43 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 03:56:43 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 03:56:44 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 03:56:44 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 03:56:44 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 03:56:45 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 03:56:45 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 03:56:46 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 03:56:46 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 03:56:47 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 03:56:47 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 03:56:48 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 03:56:48 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 03:56:49 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 03:56:49 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 03:56:50 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 03:56:50 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:56:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:50 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:50 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:50 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7272 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7272 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7272 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7272 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7272 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:50 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=7273 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:55 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:55 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:56:55 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:55 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:56:55 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:55 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:56:55 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:55 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:56:55 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:56:55 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:56:55 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:56:55 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:56:56 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:56:56 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:56:56 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:56:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:56:56 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:56:56 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:56:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:57 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:56:57 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:56:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:58 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:56:58 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:56:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:59 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:56:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:56:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:56:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:56:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=753 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:04 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:04 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:04 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:04 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:04 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:04 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:04 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:04 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:57:04 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:57:04 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:04 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:57:04 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:57:05 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:57:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:57:05 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:57:05 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:57:05 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:57:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:05 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:57:06 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:57:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:06 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:57:07 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:57:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:07 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:57:08 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:57:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:08 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:57:09 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:57:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:09 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:57:10 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:57:10 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:11 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:11 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:11 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:16 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:16 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:16 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:16 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:16 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:16 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:16 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:16 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:16 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:57:16 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:57:16 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:16 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:57:16 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:57:16 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:57:16 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:57:16 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:57:16 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:57:17 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:57:17 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:17 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:17 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:17 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:17 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:57:18 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:57:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:18 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:57:18 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:57:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:19 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:57:19 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:57:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:20 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:57:20 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:57:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:21 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:57:21 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:57:22 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:22 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:22 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:22 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:57:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1385 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1385 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1385 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1385 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1385 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1385 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:27 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:27 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:27 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:27 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:27 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:27 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:27 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:27 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:57:27 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:57:27 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:27 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:57:28 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:57:28 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:57:28 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:57:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:57:28 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:57:28 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:57:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:29 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:57:29 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:57:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:30 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:57:30 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:57:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:31 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:57:31 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:57:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:32 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:57:32 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:57:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:32 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:57:33 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:57:33 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:34 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:34 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:34 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:34 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1383 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:34 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1383 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:34 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1383 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:34 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1383 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:34 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1383 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:34 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1383 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:39 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:39 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:39 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:39 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:39 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:39 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:39 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:39 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:39 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:57:39 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:57:39 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:39 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:57:39 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:57:39 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:57:39 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:57:39 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:57:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:57:40 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:57:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:40 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:57:41 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:57:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:41 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:57:42 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:57:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:42 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:57:43 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:57:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:43 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:57:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:57:44 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:57:44 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:44 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:44 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:44 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:44 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:57:45 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:57:45 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:57:46 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:57:46 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:57:47 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:57:47 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:47 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:47 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:47 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1807 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1807 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1807 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1807 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1807 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1807 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:47 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1807 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:52 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:52 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:57:52 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:52 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:57:52 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:52 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:57:52 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:52 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:57:52 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:57:52 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:57:52 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:57:52 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:57:53 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:57:53 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:57:53 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:57:53 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:57:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:57:53 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:57:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:54 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:57:54 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:57:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:55 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:57:55 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:57:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:56 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:57:56 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:57:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:57 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:57:57 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:57:57 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:57:57 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=958 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=958 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=958 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=958 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=958 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=958 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:57:57 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=959 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:02 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:02 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:02 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:02 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:02 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:02 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:02 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:02 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:02 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:58:02 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:58:02 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:02 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:58:02 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:58:02 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:58:02 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:58:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:02 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:03 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:03 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:03 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:08 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:08 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:08 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:08 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:08 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:08 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:08 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:08 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:08 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:58:08 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:58:08 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:08 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:58:08 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:58:08 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:58:08 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:08 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:08 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:08 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:58:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:08 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:13 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:13 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:13 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:13 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:13 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:13 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:13 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:13 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:13 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:58:13 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:58:13 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:13 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:58:14 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:58:14 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:58:14 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:14 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:14 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:14 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:14 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:19 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:19 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:19 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:19 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:58:19 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:58:19 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:58:19 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:58:19 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:19 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:19 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:58:19 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:58:20 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:58:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:20 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:58:21 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:58:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:21 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:58:22 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:22 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:22 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:22 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:22 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:58:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=780 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=780 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=780 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=780 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=780 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:22 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=780 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:27 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:27 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:27 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:27 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:27 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:27 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:27 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:27 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:58:27 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:58:27 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:27 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:58:28 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:58:28 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:58:28 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:58:28 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:28 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:58:28 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:58:28 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:29 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:58:29 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:58:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:30 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:58:30 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:58:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:31 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:31 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:32 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:32 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:37 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:37 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:37 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:37 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:58:37 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:58:37 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:58:37 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:58:37 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:58:37 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:37 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:58:37 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:58:38 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:58:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:38 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:58:39 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:58:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:39 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:58:40 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:40 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:41 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:58:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:41 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:58:42 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:58:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:42 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:58:43 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:58:43 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:58:44 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:58:44 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:58:45 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:58:45 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:45 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:45 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:45 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1831 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:50 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:50 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:58:50 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:50 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:58:50 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:50 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:58:50 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:50 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:58:50 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:58:50 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:58:50 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:58:50 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:58:51 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:58:51 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:58:51 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:51 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:58:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:58:51 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:52 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:58:52 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:58:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:53 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:58:53 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:58:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:54 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:58:54 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:55 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:58:55 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:58:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:56 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:58:56 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:58:57 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:58:57 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:58:58 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:58:58 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:58:59 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:58:59 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:58:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:58:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:58:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:58:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:58:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1845 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1845 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1845 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1845 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1845 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:58:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1845 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:04 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:04 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:04 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:04 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:04 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:04 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:04 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:04 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:59:04 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:59:04 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:04 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:59:05 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:59:05 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:59:05 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:05 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:59:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:59:05 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:06 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:59:06 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:59:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:07 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:59:07 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:59:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:07 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:08 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:08 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:59:09 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:59:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:09 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:59:10 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:59:10 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:59:11 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 03:59:11 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 03:59:12 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 03:59:12 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:13 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:13 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:13 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:13 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:59:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1840 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1840 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1840 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1840 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1840 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1840 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:18 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:18 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:18 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:18 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:59:18 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:59:18 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:59:18 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:59:18 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:18 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:59:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:19 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:59:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:19 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:59:20 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:59:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:20 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:59:21 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:59:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:21 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:59:22 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:59:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:22 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:59:23 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:23 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:23 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:23 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:59:23 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1193 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:23 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1193 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:23 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1193 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:23 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1193 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:23 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1193 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:23 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1193 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:28 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:28 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:28 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:28 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:28 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:28 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:28 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:28 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:28 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:59:28 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:59:28 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:28 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:59:29 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:59:29 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:59:29 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:29 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:59:29 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:59:29 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:30 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:59:30 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:59:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:31 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:59:31 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:59:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:32 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:32 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:33 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 03:59:33 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 03:59:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:34 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 03:59:34 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 03:59:35 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:35 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:35 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:35 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:59:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1340 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1340 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1340 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1340 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1340 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1340 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:40 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:40 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:40 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:40 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:59:40 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:59:40 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:40 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:59:40 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:40 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:59:40 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:59:41 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:59:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:41 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:59:42 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:59:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:42 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:59:43 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:43 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:43 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:43 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:48 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:48 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:48 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:48 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:48 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:48 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:48 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:48 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:48 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:59:48 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:59:48 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:48 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:59:49 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:59:49 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:59:49 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:49 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:59:49 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:59:49 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:50 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 03:59:50 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 03:59:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:51 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 03:59:51 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 03:59:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:52 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:52 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:52 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:52 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:57 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:57 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 03:59:57 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:57 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 03:59:57 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:57 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 03:59:57 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:57 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 03:59:57 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 03:59:57 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 03:59:57 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 03:59:57 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 03:59:58 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 03:59:58 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 03:59:58 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 03:59:58 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 03:59:58 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 03:59:58 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 03:59:58 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 03:59:58 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 03:59:58 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 03:59:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=173 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=173 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=173 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=173 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=173 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 03:59:58 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=173 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:03 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:03 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:03 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:03 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:03 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:03 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:03 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:03 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:03 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:00:03 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:00:03 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:03 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:00:03 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:00:04 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:00:04 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:00:04 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:00:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:04 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:04 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=164 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:09 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:09 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:09 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:09 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:00:09 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:00:09 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:00:09 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:00:09 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:00:09 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:00:09 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:00:09 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:00:10 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:00:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:10 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:00:11 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:00:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:11 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:00:12 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:00:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:12 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:00:13 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:00:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:13 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:00:14 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:00:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:14 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:00:15 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:00:15 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:00:15 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:00:16 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:00:16 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:00:17 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:00:17 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 04:00:18 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:18 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:18 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:18 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2016 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:23 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:23 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:23 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:23 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:23 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:23 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:23 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:23 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:23 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:00:23 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:00:23 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:23 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:00:24 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:00:24 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:00:24 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:00:24 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:00:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:00:24 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:24 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:25 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:00:25 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:00:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:26 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:00:26 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:00:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:27 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:00:27 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:00:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:28 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:00:28 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:00:28 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:28 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:28 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:28 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:29 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:00:29 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:00:29 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:00:30 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:00:30 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:00:31 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:00:31 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:00:32 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 04:00:32 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:33 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:33 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:33 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:00:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2014 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2014 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2014 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2014 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2014 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=2014 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:38 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:38 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:38 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:38 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:00:38 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:00:38 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:00:38 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:00:38 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:00:38 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:00:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:00:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:00:39 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:00:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:39 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:00:40 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:00:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:40 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:00:41 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:41 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:00:41 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:00:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:00:41 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:41 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:41 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:41 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:00:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:42 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:42 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:42 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:47 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:47 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:47 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:47 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:47 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:47 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:47 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:47 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:47 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:00:47 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:00:47 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:47 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:00:47 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:00:47 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:00:47 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:00:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:00:47 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:48 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:48 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:00:53 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:53 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:00:53 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:53 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:00:53 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:53 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:00:53 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:53 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:00:53 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:00:53 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:00:53 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:00:53 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:00:53 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:00:53 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:00:53 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:00:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:00:53 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:00:54 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:00:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:54 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:00:55 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:00:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:55 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:00:55 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:00:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:56 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:00:56 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:00:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:57 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:00:57 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:00:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:00:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:00:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:00:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:00:58 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:00:58 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:00:59 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:00:59 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:01:00 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:01:00 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:01:01 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:01 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:01 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:01 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1809 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1809 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1809 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1809 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1809 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:06 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:06 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:06 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:06 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:06 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:06 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:06 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:06 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:06 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:01:06 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:01:06 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:06 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:01:07 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:01:07 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:01:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:07 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:01:07 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:01:07 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:01:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:08 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:01:08 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:01:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:09 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:01:09 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:01:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:10 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:01:10 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:01:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:11 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:01:11 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:01:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:12 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:01:12 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:01:12 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:01:13 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:01:13 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:01:14 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:01:14 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:15 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:15 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:15 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1808 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1808 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1808 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1808 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1808 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1808 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:20 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:20 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:20 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:20 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:20 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:20 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:20 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:20 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:20 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:01:20 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:01:20 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:20 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:01:20 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:01:20 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:01:20 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:01:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:20 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:01:21 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:01:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:21 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:01:22 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:01:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:22 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:01:23 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:23 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:23 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:23 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:28 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:28 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:28 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:28 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:28 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:28 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:28 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:28 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:28 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:01:28 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:01:28 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:28 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:01:29 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:01:29 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:01:29 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:29 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:01:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:01:29 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:29 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:01:29 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:29 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:29 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:29 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:34 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:34 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:34 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:34 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:34 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:34 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:34 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:34 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:34 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:01:34 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:01:34 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:34 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:01:35 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:01:35 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:01:35 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:35 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:35 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:35 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:35 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=118 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:35 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:40 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:40 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:40 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:40 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:40 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:40 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:40 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:40 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:40 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:01:40 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:01:40 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:40 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:01:40 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:01:41 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:01:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:41 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:01:41 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:01:41 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:01:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:41 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:01:42 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:01:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:42 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:43 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:43 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:43 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:48 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:48 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:48 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:48 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:01:48 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:01:48 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:01:48 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:01:48 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:01:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:01:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:01:49 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:01:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:49 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:01:50 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:01:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:50 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:01:50 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:01:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:51 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:51 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:51 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:51 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=721 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:56 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:56 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:01:56 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:56 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:01:56 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:56 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:01:56 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:56 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:01:56 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:01:56 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:01:56 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:01:56 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:01:56 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:01:57 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:01:57 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:01:57 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:01:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:01:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:01:57 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:57 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:01:58 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:01:58 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:58 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:58 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:58 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:58 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:01:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:01:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:01:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:01:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:01:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:01:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:04 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:04 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:04 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:04 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:02:04 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:02:04 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:02:04 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:02:04 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:04 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:02:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:02:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:02:05 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:02:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:05 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:02:06 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:02:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:06 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:02:07 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:07 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:07 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:07 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:12 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:12 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:12 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:12 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:12 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:12 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:12 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:12 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:12 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:02:12 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:02:12 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:12 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:02:13 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:02:13 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:02:13 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:13 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:02:13 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:02:13 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:14 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:02:14 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:02:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:15 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:15 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:15 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:15 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:02:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=567 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:20 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:20 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:20 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:20 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:02:20 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:02:20 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:02:20 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:02:20 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:20 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:02:20 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:02:20 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:02:21 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:02:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:21 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:02:22 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:02:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:22 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:02:23 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:02:23 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:23 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:23 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:23 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:23 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:02:24 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:24 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:24 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:24 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:02:24 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=924 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:24 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=924 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:24 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=924 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:24 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=924 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:24 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=924 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:29 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:29 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:29 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:29 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:29 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:29 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:29 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:29 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:29 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:02:29 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:02:29 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:29 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:02:30 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:02:30 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:30 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:02:30 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:02:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:02:30 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:31 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:02:31 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:02:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:32 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:02:32 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:02:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:33 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:33 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:33 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:33 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:38 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:38 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:38 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:38 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:38 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:38 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:38 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:38 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:38 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:02:38 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:02:38 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:38 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:02:38 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:02:38 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:02:38 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:02:38 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:02:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:39 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:02:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:39 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:02:40 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:40 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:40 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:40 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:02:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=541 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=541 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=541 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=541 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=541 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=541 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:45 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:45 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:45 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:45 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:45 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:45 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:45 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:45 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:45 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:02:45 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:02:45 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:45 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:02:46 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:02:46 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:02:46 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:46 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:46 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:47 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:02:47 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:02:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:48 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:02:48 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:02:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:49 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:49 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:49 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:49 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=760 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:54 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:54 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:02:54 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:54 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:02:54 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:54 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:02:54 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:54 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:02:54 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:02:54 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:02:54 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:02:54 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:02:55 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:02:55 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:02:55 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:55 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:02:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:02:55 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:02:55 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:02:55 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:02:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:02:55 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:00 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:00 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:00 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:00 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:00 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:00 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:00 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:00 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:00 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:00 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:00 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:00 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:00 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:00 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:03:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:01 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:03:01 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:01 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:01 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:01 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:01 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:03:02 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:03:02 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:02 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:02 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:02 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:02 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:03:03 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:03 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:03 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:03 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:08 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:08 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:08 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:08 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:08 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:08 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:08 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:08 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:08 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:08 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:08 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:08 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:09 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:09 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:09 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:09 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:03:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:09 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:09 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:09 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:09 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:14 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:14 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:14 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:14 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:14 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:14 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:14 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:14 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:14 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:14 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:14 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:14 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:14 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:14 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:14 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:14 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:14 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:14 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:14 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:14 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:19 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:19 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:19 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:19 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:19 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:19 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:19 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:19 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:19 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:20 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:20 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:20 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:20 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:20 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:20 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:20 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:20 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:20 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:20 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:20 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:20 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:20 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:20 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:20 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:20 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:25 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:25 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:25 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:25 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:25 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:25 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:25 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:25 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:25 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:25 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:25 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:25 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:26 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:26 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:26 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:26 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:26 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:26 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:26 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=119 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:31 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:31 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:31 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:31 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:31 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:31 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:31 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:31 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:31 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:31 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:31 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:31 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:31 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:31 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:31 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:31 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:31 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:31 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:31 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:31 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=117 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:36 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:36 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:36 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:36 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:36 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:36 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:36 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:36 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:36 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:36 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:36 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:36 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:37 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:37 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:37 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:37 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:37 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:03:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:38 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:03:38 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:03:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:39 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:03:39 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:03:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:40 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:03:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:03:40 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:03:40 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:41 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:03:41 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:03:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:42 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:03:42 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:03:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:42 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:42 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:42 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:47 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:47 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:47 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:47 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:47 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:47 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:47 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:47 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:47 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:47 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:47 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:47 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:48 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:48 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:48 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:48 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:03:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:48 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:48 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:48 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:48 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:48 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:48 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:48 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:48 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:48 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:53 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:53 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:53 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:53 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:53 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:53 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:53 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:53 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:53 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:53 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:53 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:53 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:53 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:53 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:53 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:53 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:53 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:53 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:53 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:58 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:58 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:03:58 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:58 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:03:58 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:58 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:03:58 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:58 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:03:58 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:03:58 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:03:58 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:03:58 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:03:59 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:03:59 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:03:59 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:59 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:03:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:03:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:03:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:03:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:04 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:04 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:04 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:04 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:04 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:04 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:04 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:04 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:04:04 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:04:04 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:04 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:04:05 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:04:05 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:04:05 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:05 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:05 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:05 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:04:05 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=135 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:05 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=135 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:05 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=135 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:05 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=135 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:05 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=135 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:05 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=135 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:10 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:10 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:10 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:10 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:10 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:10 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:10 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:10 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:10 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:04:10 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:04:10 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:10 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:04:10 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:04:10 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:04:10 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:10 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:04:10 [DEBUG] fake_trx.py:376 (BTS@172.18.169.20:5700) Recv FAKE_TRXC_DELAY cmd
2025-04-29 04:04:10 [INFO] fake_trx.py:379 (BTS@172.18.169.20:5700) Artificial TRXC delay set to 200
2025-04-29 04:04:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD FAKE_TRXC_DELAY
2025-04-29 04:04:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:11 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:04:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:11 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:11 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:11 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:11 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:11 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:04:12 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:12 [DEBUG] fake_trx.py:376 (BTS@172.18.169.20:5700) Recv FAKE_TRXC_DELAY cmd
2025-04-29 04:04:12 [INFO] fake_trx.py:379 (BTS@172.18.169.20:5700) Artificial TRXC delay set to 0
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD FAKE_TRXC_DELAY
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:12 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:12 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:04:12 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=466 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=466 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=466 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=466 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=466 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=466 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:17 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:17 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:17 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:17 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:17 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:17 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:17 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:17 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:17 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:04:17 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:04:17 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:17 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:04:17 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:04:18 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:04:18 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:04:18 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:18 [DEBUG] fake_trx.py:376 (BTS@172.18.169.20:5700) Recv FAKE_TRXC_DELAY cmd
2025-04-29 04:04:18 [INFO] fake_trx.py:379 (BTS@172.18.169.20:5700) Artificial TRXC delay set to 200
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD FAKE_TRXC_DELAY
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:18 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:18 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] fake_trx.py:376 (BTS@172.18.169.20:5700) Recv FAKE_TRXC_DELAY cmd
2025-04-29 04:04:19 [INFO] fake_trx.py:379 (BTS@172.18.169.20:5700) Artificial TRXC delay set to 0
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD FAKE_TRXC_DELAY
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:19 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:19 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:04:19 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=464 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=464 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=464 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=464 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:19 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=464 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:24 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:24 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:24 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:24 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:24 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:24 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:24 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:24 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:24 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:04:24 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:04:24 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:24 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:04:25 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:04:25 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:04:25 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:25 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:25 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:25 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:25 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:04:25 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:25 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:25 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:25 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:25 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:25 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:25 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:30 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:30 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:30 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:30 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:04:30 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:30 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:04:30 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:04:30 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:04:30 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:30 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:30 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:30 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:30 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:04:30 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:30 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:30 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:30 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:30 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:30 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:30 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=124 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:04:35 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:35 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:04:35 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:35 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:04:35 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:35 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:04:35 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:35 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:04:35 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:04:35 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:04:35 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:04:35 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:04:36 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:04:36 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:04:36 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:36 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:36 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:36 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:36 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:36 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:36 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:37 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:04:37 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:04:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:38 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:04:38 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:04:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:39 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:39 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:40 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:04:40 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:04:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:04:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:04:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:04:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:04:41 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:04:41 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:04:42 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:04:42 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:43 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:04:43 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:04:44 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:04:44 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 04:04:45 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 04:04:45 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:46 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 04:04:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:46 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 04:04:46 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:47 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:47 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:47 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 04:04:47 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 04:04:48 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 04:04:48 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 04:04:49 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 04:04:49 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 04:04:50 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:50 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 04:04:51 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 04:04:51 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 04:04:52 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 04:04:52 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 04:04:53 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:53 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 04:04:54 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 04:04:54 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 04:04:55 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 04:04:55 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 04:04:56 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 04:04:56 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:56 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:56 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:56 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 04:04:57 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:57 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:04:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:04:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:04:58 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 04:04:58 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 04:04:59 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 04:04:59 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 04:05:00 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 04:05:00 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 04:05:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:01 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:01 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:01 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:01 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 04:05:02 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 04:05:02 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 04:05:03 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 04:05:03 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 04:05:04 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:04 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 04:05:05 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 04:05:05 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 04:05:06 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 04:05:06 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 04:05:07 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:07 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:07 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:07 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:07 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 04:05:08 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:08 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 04:05:09 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 04:05:09 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 04:05:10 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 04:05:10 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 04:05:11 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:11 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:11 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:11 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:11 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:12 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 04:05:12 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 04:05:13 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 04:05:13 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 04:05:14 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 04:05:14 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:15 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:15 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 04:05:15 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 04:05:16 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 04:05:16 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 04:05:17 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 04:05:17 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 04:05:18 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:18 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:18 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:05:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:23 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:23 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:23 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:23 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:24 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:24 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:24 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:05:24 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:05:24 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:05:24 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:05:24 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:24 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:24 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:25 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:25 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:30 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:30 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:30 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:30 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:05:30 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:05:30 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:05:30 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:05:30 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:30 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:31 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:31 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:32 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:32 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:32 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:37 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:37 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:37 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:37 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:37 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:37 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:37 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:37 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:37 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:05:37 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:05:37 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:37 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:05:37 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:05:38 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:05:38 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:38 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:39 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:39 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:39 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:05:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:39 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:44 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:44 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:44 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:44 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:05:44 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:05:44 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:05:44 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:05:44 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:44 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:45 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:46 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:46 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:46 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:05:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:46 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:51 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:51 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:51 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:51 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:05:51 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:05:51 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:05:51 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:05:51 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:51 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:52 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:05:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:52 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:05:53 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:53 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:54 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:05:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:54 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:05:55 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:55 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:55 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:55 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:05:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:56 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:05:56 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:05:57 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:05:57 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:57 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:05:58 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:05:58 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:05:59 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:05:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:05:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:05:59 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1745 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:05:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:05:59 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1746 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:04 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:04 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:04 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:04 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:06:04 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:06:04 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:06:04 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:06:04 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:04 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:05 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:05 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:06:06 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:06 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:06 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:07 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:06:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:07 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:06:08 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:06:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:08 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:09 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:09 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:09 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:06:10 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:06:10 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:10 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:11 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:06:11 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:06:12 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:12 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:12 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:12 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:06:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:12 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:17 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:17 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:17 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:17 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:17 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:17 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:17 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:17 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:17 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:06:17 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:06:17 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:17 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:06:18 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:06:18 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:18 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:06:18 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:18 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:18 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:18 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:18 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:19 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:06:19 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:06:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:20 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:06:20 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:20 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:20 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:20 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:06:21 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:06:21 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:21 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:21 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:21 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:21 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:06:22 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:22 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:22 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:22 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:22 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:22 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:23 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:23 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:23 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:23 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:06:23 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:06:24 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:06:24 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:06:25 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:25 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:25 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:25 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:25 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:26 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 04:06:26 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 04:06:27 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 04:06:27 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:28 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:28 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:28 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:28 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 04:06:28 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:28 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:28 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:28 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:28 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:29 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 04:06:29 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 04:06:30 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:30 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:30 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:30 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:30 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 04:06:31 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:31 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:31 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:31 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:31 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 04:06:32 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 04:06:32 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:32 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:32 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 04:06:33 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:33 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 04:06:34 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 04:06:34 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:35 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:35 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:35 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:35 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:35 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:35 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:36 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 04:06:36 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 04:06:37 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:37 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:37 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:37 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:06:37 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4271 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:37 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4271 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:37 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4271 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:37 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4271 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:37 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4271 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:37 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=4271 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:42 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:42 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:42 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:42 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:42 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:42 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:42 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:42 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:42 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:06:42 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:06:42 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:42 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:06:43 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:06:43 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:06:43 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:44 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:44 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:44 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:06:44 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=379 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:44 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=379 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:44 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=379 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:44 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=379 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:44 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=379 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:44 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=379 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:49 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:49 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:49 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:49 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:49 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:49 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:49 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:49 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:49 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:06:49 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:06:49 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:49 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:06:50 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:06:50 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:06:50 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:50 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:50 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:50 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:51 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:52 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:53 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:53 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:53 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:53 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:06:58 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:58 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:06:58 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:58 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:06:58 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:58 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:06:58 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:58 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:06:58 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:06:58 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:06:58 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:06:58 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:06:59 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:06:59 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:06:59 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:06:59 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:06:59 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:00 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:00 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:00 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:00 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=394 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=394 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=394 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=394 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=394 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=394 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:00 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=395 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:05 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:05 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:05 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:05 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:05 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:05 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:05 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:05 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:05 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:07:05 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:07:05 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:05 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:07:06 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:07:06 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:07:06 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:07:06 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:06 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:06 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:07 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:07 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:07 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:07 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:07 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:08 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:08 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:08 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:08 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:08 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:09 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:09 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:09 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:09 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:09 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:10 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:10 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:10 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:10 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:10 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:10 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:11 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:11 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:07:11 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:11 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:11 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:12 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:12 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:12 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:12 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:13 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:13 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:13 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:13 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:07:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:13 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=1737 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:18 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:18 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:18 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:18 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:18 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:18 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:18 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:18 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:18 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:07:18 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:07:18 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:18 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:07:19 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:07:19 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:07:19 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:19 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:19 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:19 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:19 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:20 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:20 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:20 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:20 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:20 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:25 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:25 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:25 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:25 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:25 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:25 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:25 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:25 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:25 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:07:25 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:07:25 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:25 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:07:26 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:07:26 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:07:26 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:26 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:26 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:27 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:27 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:27 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=343 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:27 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=343 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=343 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=343 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=343 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=343 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:27 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:32 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:32 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:32 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:32 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:07:32 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:07:32 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:07:32 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:07:32 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:32 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:32 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:33 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:33 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:33 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:07:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:33 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:38 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:38 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:38 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:38 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:38 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:38 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:38 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:38 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:38 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:07:38 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:07:38 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:38 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:07:39 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:07:39 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:07:39 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:39 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:39 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:40 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:40 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:40 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:40 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:40 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:07:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:40 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=344 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:45 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:45 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:45 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:45 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:45 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:45 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:45 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:45 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:45 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:07:45 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:07:45 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:45 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:07:46 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:07:46 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:07:46 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:46 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:46 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:46 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:47 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:47 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:47 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:48 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:48 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:48 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:49 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:49 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:49 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:07:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:49 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:54 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:54 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:54 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:54 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:07:54 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:07:54 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:07:54 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:54 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:07:54 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:54 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:55 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:55 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:55 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:55 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:55 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:55 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:56 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:56 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:56 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:07:56 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:56 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:57 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:07:57 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:07:57 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:07:57 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:07:57 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:02 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:02 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:02 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:02 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:02 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:02 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:02 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:02 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:02 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:08:02 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:08:02 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:02 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:08:03 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:08:03 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:08:03 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:03 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:03 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:03 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:03 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:03 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:03 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:04 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:04 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:04 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:04 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:04 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:05 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:05 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:05 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:05 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:05 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:06 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:06 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:06 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:06 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:06 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:08:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:06 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:11 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:11 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:11 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:11 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:11 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:11 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:11 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:11 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:11 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:08:11 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:08:11 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:11 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:08:12 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:08:12 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:08:12 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:12 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:12 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:12 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:12 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:12 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:12 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:13 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:13 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:13 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:13 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:13 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:14 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:14 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:14 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:14 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:14 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:15 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:15 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:15 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:15 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:15 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:08:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:15 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=787 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:20 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:20 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:20 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:20 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:08:20 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:20 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:08:20 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:08:20 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:08:20 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:20 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:20 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:20 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:20 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:08:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:20 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=122 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:25 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:25 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:25 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:25 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:25 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:25 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:25 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:25 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:25 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:08:25 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:08:25 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:25 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:08:26 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:08:26 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:26 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:08:26 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:26 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:26 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:26 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:26 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:08:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=129 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=129 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=129 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=129 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=129 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:26 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=129 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:31 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:31 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:31 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:31 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:31 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:31 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:31 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:31 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:31 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:08:31 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:08:31 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:31 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:08:32 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:08:32 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:32 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:08:32 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:32 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:32 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:32 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:32 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:08:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:32 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=125 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:37 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:37 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:37 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:37 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:08:37 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:08:37 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:08:37 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:08:37 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:37 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:37 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:37 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:38 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:38 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:38 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:38 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:38 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:39 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:39 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:39 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:39 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:39 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:40 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:40 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:40 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:40 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:40 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:41 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:41 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:41 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:41 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:41 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:42 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:42 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:42 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:42 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:42 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:43 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:43 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:43 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:43 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:08:44 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:44 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:44 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:44 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:45 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:45 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:45 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:45 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:45 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:46 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 04:08:46 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:46 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:46 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:46 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:47 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 04:08:47 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:47 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:47 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:47 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:48 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 04:08:48 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:48 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:48 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:48 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:49 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 04:08:49 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:49 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:49 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:49 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:50 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 04:08:50 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:50 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:50 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:50 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:51 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 04:08:51 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:51 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:51 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:51 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:52 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 04:08:52 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:52 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:52 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:52 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:53 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 04:08:53 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:53 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:08:53 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:53 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:54 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 04:08:54 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:08:54 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:54 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:54 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:08:54 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:08:59 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:59 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:08:59 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:59 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:08:59 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:59 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:08:59 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:59 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:08:59 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:08:59 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:08:59 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:08:59 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:09:00 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:09:00 [DEBUG] fake_trx.py:272 (BTS@172.18.169.20:5700) Recv FAKE_TOA cmd
2025-04-29 04:09:00 [DEBUG] fake_trx.py:291 (BTS@172.18.169.20:5700) Recv FAKE_RSSI cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:00 [DEBUG] fake_trx.py:316 (BTS@172.18.169.20:5700) Recv FAKE_CI cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:09:00 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:00 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD ECHO
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:97 (MS@172.18.169.22:6700) Recv POWERON CMD
2025-04-29 04:09:01 [INFO] ctrl_if_trx.py:109 (MS@172.18.169.22:6700) Starting transceiver...
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:01 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:124 (MS@172.18.169.22:6700) Recv RXTUNE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:131 (MS@172.18.169.22:6700) Recv TXTUNE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD NOHANDOVER
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:229 (MS@172.18.169.22:6700) Ignore CMD SETSLOT
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:115 (MS@172.18.169.22:6700) Recv POWEROFF cmd
2025-04-29 04:09:01 [INFO] ctrl_if_trx.py:117 (MS@172.18.169.22:6700) Stopping transceiver...
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:207 (BTS@172.18.169.20:5700) Recv SETPOWER cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:207 (TRX1@172.18.169.20:5700/1) Recv SETPOWER cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:207 (TRX2@172.18.169.20:5700/2) Recv SETPOWER cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:207 (TRX3@172.18.169.20:5700/3) Recv SETPOWER cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:09:01 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:09:01 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:09:01 [INFO] transceiver.py:239 Stopping clock generator
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=346 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=346 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=346 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=346 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=346 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=346 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=0 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=1 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=2 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=3 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=4 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=5 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=6 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:01 [WARNING] transceiver.py:250 (BTS@172.18.169.20:5700) RX TRXD message (ver=1 fn=347 tn=7 bl=148 pwr=0), but transceiver is not running => dropping...
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:115 (BTS@172.18.169.20:5700) Recv POWEROFF cmd
2025-04-29 04:09:06 [INFO] ctrl_if_trx.py:117 (BTS@172.18.169.20:5700) Stopping transceiver...
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:09:06 [WARNING] ctrl_if_trx.py:196 (BTS@172.18.169.20:5700) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (BTS@172.18.169.20:5700) Recv SETFORMAT cmd
2025-04-29 04:09:06 [INFO] ctrl_if_trx.py:201 (BTS@172.18.169.20:5700) TRXD header version 1 -> 1
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:124 (TRX1@172.18.169.20:5700/1) Recv RXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:131 (TRX1@172.18.169.20:5700/1) Recv TXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:09:06 [WARNING] ctrl_if_trx.py:196 (TRX1@172.18.169.20:5700/1) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:215 (TRX1@172.18.169.20:5700/1) Recv NOMTXPOWER cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (TRX1@172.18.169.20:5700/1) Recv SETFORMAT cmd
2025-04-29 04:09:06 [INFO] ctrl_if_trx.py:201 (TRX1@172.18.169.20:5700/1) TRXD header version 1 -> 1
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:124 (TRX2@172.18.169.20:5700/2) Recv RXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:131 (TRX2@172.18.169.20:5700/2) Recv TXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:09:06 [WARNING] ctrl_if_trx.py:196 (TRX2@172.18.169.20:5700/2) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:215 (TRX2@172.18.169.20:5700/2) Recv NOMTXPOWER cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (TRX2@172.18.169.20:5700/2) Recv SETFORMAT cmd
2025-04-29 04:09:06 [INFO] ctrl_if_trx.py:201 (TRX2@172.18.169.20:5700/2) TRXD header version 1 -> 1
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:124 (TRX3@172.18.169.20:5700/3) Recv RXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:131 (TRX3@172.18.169.20:5700/3) Recv TXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:09:06 [WARNING] ctrl_if_trx.py:196 (TRX3@172.18.169.20:5700/3) Requested TRXD header version 2 is not supported, suggesting 1...
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:215 (TRX3@172.18.169.20:5700/3) Recv NOMTXPOWER cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:182 (TRX3@172.18.169.20:5700/3) Recv SETFORMAT cmd
2025-04-29 04:09:06 [INFO] ctrl_if_trx.py:201 (TRX3@172.18.169.20:5700/3) TRXD header version 1 -> 1
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:124 (BTS@172.18.169.20:5700) Recv RXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETTSC
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETTSC
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:131 (BTS@172.18.169.20:5700) Recv TXTUNE cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETTSC
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETRXGAIN
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETRXGAIN
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETTSC
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETRXGAIN
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:215 (BTS@172.18.169.20:5700) Recv NOMTXPOWER cmd
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:97 (BTS@172.18.169.20:5700) Recv POWERON CMD
2025-04-29 04:09:06 [INFO] ctrl_if_trx.py:109 (BTS@172.18.169.20:5700) Starting transceiver...
2025-04-29 04:09:06 [INFO] transceiver.py:236 Starting clock generator
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETRXGAIN
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX1@172.18.169.20:5700/1) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (BTS@172.18.169.20:5700) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX2@172.18.169.20:5700/2) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] ctrl_if_trx.py:229 (TRX3@172.18.169.20:5700/3) Ignore CMD SETSLOT
2025-04-29 04:09:06 [DEBUG] clck_gen.py:102 IND CLOCK 0
2025-04-29 04:09:06 [DEBUG] clck_gen.py:102 IND CLOCK 102
2025-04-29 04:09:07 [DEBUG] clck_gen.py:102 IND CLOCK 204
2025-04-29 04:09:07 [DEBUG] clck_gen.py:102 IND CLOCK 306
2025-04-29 04:09:08 [DEBUG] clck_gen.py:102 IND CLOCK 408
2025-04-29 04:09:08 [DEBUG] clck_gen.py:102 IND CLOCK 510
2025-04-29 04:09:09 [DEBUG] clck_gen.py:102 IND CLOCK 612
2025-04-29 04:09:09 [DEBUG] clck_gen.py:102 IND CLOCK 714
2025-04-29 04:09:10 [DEBUG] clck_gen.py:102 IND CLOCK 816
2025-04-29 04:09:10 [DEBUG] clck_gen.py:102 IND CLOCK 918
2025-04-29 04:09:11 [DEBUG] clck_gen.py:102 IND CLOCK 1020
2025-04-29 04:09:11 [DEBUG] clck_gen.py:102 IND CLOCK 1122
2025-04-29 04:09:12 [DEBUG] clck_gen.py:102 IND CLOCK 1224
2025-04-29 04:09:12 [DEBUG] clck_gen.py:102 IND CLOCK 1326
2025-04-29 04:09:12 [DEBUG] clck_gen.py:102 IND CLOCK 1428
2025-04-29 04:09:13 [DEBUG] clck_gen.py:102 IND CLOCK 1530
2025-04-29 04:09:13 [DEBUG] clck_gen.py:102 IND CLOCK 1632
2025-04-29 04:09:14 [DEBUG] clck_gen.py:102 IND CLOCK 1734
2025-04-29 04:09:14 [DEBUG] clck_gen.py:102 IND CLOCK 1836
2025-04-29 04:09:15 [DEBUG] clck_gen.py:102 IND CLOCK 1938
2025-04-29 04:09:15 [DEBUG] clck_gen.py:102 IND CLOCK 2040
2025-04-29 04:09:16 [DEBUG] clck_gen.py:102 IND CLOCK 2142
2025-04-29 04:09:16 [DEBUG] clck_gen.py:102 IND CLOCK 2244
2025-04-29 04:09:17 [DEBUG] clck_gen.py:102 IND CLOCK 2346
2025-04-29 04:09:17 [DEBUG] clck_gen.py:102 IND CLOCK 2448
2025-04-29 04:09:18 [DEBUG] clck_gen.py:102 IND CLOCK 2550
2025-04-29 04:09:18 [DEBUG] clck_gen.py:102 IND CLOCK 2652
2025-04-29 04:09:19 [DEBUG] clck_gen.py:102 IND CLOCK 2754
2025-04-29 04:09:19 [DEBUG] clck_gen.py:102 IND CLOCK 2856
2025-04-29 04:09:20 [DEBUG] clck_gen.py:102 IND CLOCK 2958
2025-04-29 04:09:20 [DEBUG] clck_gen.py:102 IND CLOCK 3060
2025-04-29 04:09:21 [DEBUG] clck_gen.py:102 IND CLOCK 3162
2025-04-29 04:09:21 [DEBUG] clck_gen.py:102 IND CLOCK 3264
2025-04-29 04:09:22 [DEBUG] clck_gen.py:102 IND CLOCK 3366
2025-04-29 04:09:22 [DEBUG] clck_gen.py:102 IND CLOCK 3468
2025-04-29 04:09:22 [DEBUG] clck_gen.py:102 IND CLOCK 3570
2025-04-29 04:09:23 [DEBUG] clck_gen.py:102 IND CLOCK 3672
2025-04-29 04:09:23 [DEBUG] clck_gen.py:102 IND CLOCK 3774
2025-04-29 04:09:24 [DEBUG] clck_gen.py:102 IND CLOCK 3876
2025-04-29 04:09:24 [DEBUG] clck_gen.py:102 IND CLOCK 3978
2025-04-29 04:09:25 [DEBUG] clck_gen.py:102 IND CLOCK 4080
2025-04-29 04:09:25 [DEBUG] clck_gen.py:102 IND CLOCK 4182
2025-04-29 04:09:26 [DEBUG] clck_gen.py:102 IND CLOCK 4284
2025-04-29 04:09:26 [DEBUG] clck_gen.py:102 IND CLOCK 4386
2025-04-29 04:09:27 [DEBUG] clck_gen.py:102 IND CLOCK 4488
2025-04-29 04:09:27 [DEBUG] clck_gen.py:102 IND CLOCK 4590
2025-04-29 04:09:28 [DEBUG] clck_gen.py:102 IND CLOCK 4692
2025-04-29 04:09:28 [DEBUG] clck_gen.py:102 IND CLOCK 4794
2025-04-29 04:09:29 [DEBUG] clck_gen.py:102 IND CLOCK 4896
2025-04-29 04:09:29 [DEBUG] clck_gen.py:102 IND CLOCK 4998
2025-04-29 04:09:30 [DEBUG] clck_gen.py:102 IND CLOCK 5100
2025-04-29 04:09:30 [DEBUG] ctrl_if_trx.py:220 (TRX3@172.18.169.20:5700/3) Recv RFMUTE cmd
2025-04-29 04:09:30 [DEBUG] ctrl_if_trx.py:220 (BTS@172.18.169.20:5700) Recv RFMUTE cmd
2025-04-29 04:09:30 [DEBUG] ctrl_if_trx.py:220 (TRX1@172.18.169.20:5700/1) Recv RFMUTE cmd
2025-04-29 04:09:30 [DEBUG] ctrl_if_trx.py:220 (TRX2@172.18.169.20:5700/2) Recv RFMUTE cmd
2025-04-29 04:09:30 [DEBUG] clck_gen.py:102 IND CLOCK 5202
2025-04-29 04:09:31 [DEBUG] clck_gen.py:102 IND CLOCK 5304
2025-04-29 04:09:31 [DEBUG] clck_gen.py:102 IND CLOCK 5406
2025-04-29 04:09:32 [DEBUG] clck_gen.py:102 IND CLOCK 5508
2025-04-29 04:09:32 [DEBUG] clck_gen.py:102 IND CLOCK 5610
2025-04-29 04:09:32 [DEBUG] clck_gen.py:102 IND CLOCK 5712
2025-04-29 04:09:33 [DEBUG] clck_gen.py:102 IND CLOCK 5814
2025-04-29 04:09:33 [DEBUG] clck_gen.py:102 IND CLOCK 5916
2025-04-29 04:09:34 [DEBUG] clck_gen.py:102 IND CLOCK 6018
2025-04-29 04:09:34 [DEBUG] clck_gen.py:102 IND CLOCK 6120
2025-04-29 04:09:35 [DEBUG] clck_gen.py:102 IND CLOCK 6222
2025-04-29 04:09:35 [DEBUG] clck_gen.py:102 IND CLOCK 6324
2025-04-29 04:09:36 [DEBUG] clck_gen.py:102 IND CLOCK 6426
2025-04-29 04:09:36 [DEBUG] clck_gen.py:102 IND CLOCK 6528
2025-04-29 04:09:37 [DEBUG] clck_gen.py:102 IND CLOCK 6630
2025-04-29 04:09:37 [DEBUG] clck_gen.py:102 IND CLOCK 6732
2025-04-29 04:09:38 [DEBUG] clck_gen.py:102 IND CLOCK 6834
2025-04-29 04:09:38 [DEBUG] clck_gen.py:102 IND CLOCK 6936
2025-04-29 04:09:39 [DEBUG] clck_gen.py:102 IND CLOCK 7038
2025-04-29 04:09:39 [DEBUG] clck_gen.py:102 IND CLOCK 7140
2025-04-29 04:09:40 [DEBUG] clck_gen.py:102 IND CLOCK 7242
2025-04-29 04:09:40 [DEBUG] clck_gen.py:102 IND CLOCK 7344
2025-04-29 04:09:41 [DEBUG] clck_gen.py:102 IND CLOCK 7446
2025-04-29 04:09:41 [DEBUG] clck_gen.py:102 IND CLOCK 7548
2025-04-29 04:09:42 [DEBUG] clck_gen.py:102 IND CLOCK 7650
2025-04-29 04:09:42 [DEBUG] clck_gen.py:102 IND CLOCK 7752
2025-04-29 04:09:42 [DEBUG] clck_gen.py:102 IND CLOCK 7854
2025-04-29 04:09:43 [DEBUG] clck_gen.py:102 IND CLOCK 7956
2025-04-29 04:09:43 [DEBUG] clck_gen.py:102 IND CLOCK 8058
2025-04-29 04:09:44 [DEBUG] clck_gen.py:102 IND CLOCK 8160
2025-04-29 04:09:44 [DEBUG] clck_gen.py:102 IND CLOCK 8262
2025-04-29 04:09:45 [DEBUG] clck_gen.py:102 IND CLOCK 8364
2025-04-29 04:09:45 [DEBUG] clck_gen.py:102 IND CLOCK 8466
2025-04-29 04:09:46 [DEBUG] clck_gen.py:102 IND CLOCK 8568
2025-04-29 04:09:46 [DEBUG] clck_gen.py:102 IND CLOCK 8670
2025-04-29 04:09:47 [DEBUG] clck_gen.py:102 IND CLOCK 8772
2025-04-29 04:09:47 [DEBUG] clck_gen.py:102 IND CLOCK 8874
2025-04-29 04:09:48 [DEBUG] clck_gen.py:102 IND CLOCK 8976
2025-04-29 04:09:48 [DEBUG] clck_gen.py:102 IND CLOCK 9078
2025-04-29 04:09:49 [DEBUG] clck_gen.py:102 IND CLOCK 9180
2025-04-29 04:09:49 [DEBUG] clck_gen.py:102 IND CLOCK 9282
2025-04-29 04:09:50 [DEBUG] clck_gen.py:102 IND CLOCK 9384
2025-04-29 04:09:50 [DEBUG] clck_gen.py:102 IND CLOCK 9486
2025-04-29 04:09:51 [DEBUG] clck_gen.py:102 IND CLOCK 9588
2025-04-29 04:09:51 [DEBUG] clck_gen.py:102 IND CLOCK 9690
2025-04-29 04:09:52 [DEBUG] clck_gen.py:102 IND CLOCK 9792
2025-04-29 04:09:52 [DEBUG] clck_gen.py:102 IND CLOCK 9894
2025-04-29 04:09:53 [DEBUG] clck_gen.py:102 IND CLOCK 9996
2025-04-29 04:09:53 [DEBUG] clck_gen.py:102 IND CLOCK 10098
2025-04-29 04:09:54 [DEBUG] clck_gen.py:102 IND CLOCK 10200
2025-04-29 04:09:54 [DEBUG] clck_gen.py:102 IND CLOCK 10302
2025-04-29 04:09:54 [DEBUG] clck_gen.py:102 IND CLOCK 10404
2025-04-29 04:09:55 [DEBUG] clck_gen.py:102 IND CLOCK 10506
2025-04-29 04:09:55 [DEBUG] clck_gen.py:102 IND CLOCK 10608
2025-04-29 04:09:56 [DEBUG] clck_gen.py:102 IND CLOCK 10710
2025-04-29 04:09:56 [DEBUG] clck_gen.py:102 IND CLOCK 10812
2025-04-29 04:09:57 [DEBUG] clck_gen.py:102 IND CLOCK 10914
2025-04-29 04:09:57 [DEBUG] clck_gen.py:102 IND CLOCK 11016
2025-04-29 04:09:58 [DEBUG] clck_gen.py:102 IND CLOCK 11118
2025-04-29 04:09:58 [DEBUG] clck_gen.py:102 IND CLOCK 11220
2025-04-29 04:09:59 [DEBUG] clck_gen.py:102 IND CLOCK 11322
2025-04-29 04:09:59 [DEBUG] clck_gen.py:102 IND CLOCK 11424
2025-04-29 04:10:00 [DEBUG] clck_gen.py:102 IND CLOCK 11526
2025-04-29 04:10:00 [DEBUG] clck_gen.py:102 IND CLOCK 11628
2025-04-29 04:10:01 [DEBUG] clck_gen.py:102 IND CLOCK 11730
2025-04-29 04:10:01 [DEBUG] clck_gen.py:102 IND CLOCK 11832
2025-04-29 04:10:02 [DEBUG] clck_gen.py:102 IND CLOCK 11934
2025-04-29 04:10:02 [DEBUG] clck_gen.py:102 IND CLOCK 12036
2025-04-29 04:10:03 [DEBUG] clck_gen.py:102 IND CLOCK 12138
2025-04-29 04:10:03 [DEBUG] clck_gen.py:102 IND CLOCK 12240
2025-04-29 04:10:04 [DEBUG] clck_gen.py:102 IND CLOCK 12342
2025-04-29 04:10:04 [DEBUG] clck_gen.py:102 IND CLOCK 12444
2025-04-29 04:10:05 [DEBUG] clck_gen.py:102 IND CLOCK 12546
2025-04-29 04:10:05 [DEBUG] clck_gen.py:102 IND CLOCK 12648
2025-04-29 04:10:06 [DEBUG] clck_gen.py:102 IND CLOCK 12750
2025-04-29 04:10:06 [DEBUG] clck_gen.py:102 IND CLOCK 12852
2025-04-29 04:10:07 [DEBUG] clck_gen.py:102 IND CLOCK 12954
2025-04-29 04:10:07 [DEBUG] clck_gen.py:102 IND CLOCK 13056
2025-04-29 04:10:07 [DEBUG] clck_gen.py:102 IND CLOCK 13158
2025-04-29 04:10:08 [DEBUG] clck_gen.py:102 IND CLOCK 13260
2025-04-29 04:10:08 [DEBUG] clck_gen.py:102 IND CLOCK 13362
2025-04-29 04:10:09 [DEBUG] clck_gen.py:102 IND CLOCK 13464
2025-04-29 04:10:09 [DEBUG] clck_gen.py:102 IND CLOCK 13566
2025-04-29 04:10:10 [DEBUG] clck_gen.py:102 IND CLOCK 13668
2025-04-29 04:10:10 [DEBUG] clck_gen.py:102 IND CLOCK 13770
2025-04-29 04:10:11 [DEBUG] clck_gen.py:102 IND CLOCK 13872
2025-04-29 04:10:11 [DEBUG] clck_gen.py:102 IND CLOCK 13974
2025-04-29 04:10:12 [DEBUG] clck_gen.py:102 IND CLOCK 14076
2025-04-29 04:10:12 [DEBUG] clck_gen.py:102 IND CLOCK 14178
2025-04-29 04:10:13 [DEBUG] clck_gen.py:102 IND CLOCK 14280
2025-04-29 04:10:13 [DEBUG] clck_gen.py:102 IND CLOCK 14382
2025-04-29 04:10:14 [DEBUG] clck_gen.py:102 IND CLOCK 14484
2025-04-29 04:10:14 [DEBUG] clck_gen.py:102 IND CLOCK 14586
2025-04-29 04:10:15 [DEBUG] clck_gen.py:102 IND CLOCK 14688
2025-04-29 04:10:15 [DEBUG] clck_gen.py:102 IND CLOCK 14790
2025-04-29 04:10:16 [DEBUG] clck_gen.py:102 IND CLOCK 14892
2025-04-29 04:10:16 [DEBUG] clck_gen.py:102 IND CLOCK 14994
2025-04-29 04:10:17 [DEBUG] clck_gen.py:102 IND CLOCK 15096
2025-04-29 04:10:17 [DEBUG] clck_gen.py:102 IND CLOCK 15198
2025-04-29 04:10:18 [DEBUG] clck_gen.py:102 IND CLOCK 15300
2025-04-29 04:10:18 [DEBUG] clck_gen.py:102 IND CLOCK 15402
2025-04-29 04:10:19 [DEBUG] clck_gen.py:102 IND CLOCK 15504
2025-04-29 04:10:19 [DEBUG] clck_gen.py:102 IND CLOCK 15606
2025-04-29 04:10:20 [DEBUG] clck_gen.py:102 IND CLOCK 15708
2025-04-29 04:10:20 [DEBUG] clck_gen.py:102 IND CLOCK 15810
2025-04-29 04:10:21 [DEBUG] clck_gen.py:102 IND CLOCK 15912
2025-04-29 04:10:21 [DEBUG] clck_gen.py:102 IND CLOCK 16014
2025-04-29 04:10:21 [DEBUG] clck_gen.py:102 IND CLOCK 16116
2025-04-29 04:10:22 [DEBUG] clck_gen.py:102 IND CLOCK 16218
2025-04-29 04:10:22 [DEBUG] clck_gen.py:102 IND CLOCK 16320
2025-04-29 04:10:23 [DEBUG] clck_gen.py:102 IND CLOCK 16422
2025-04-29 04:10:23 [DEBUG] clck_gen.py:102 IND CLOCK 16524
2025-04-29 04:10:24 [DEBUG] clck_gen.py:102 IND CLOCK 16626
2025-04-29 04:10:24 [DEBUG] clck_gen.py:102 IND CLOCK 16728
2025-04-29 04:10:25 [DEBUG] clck_gen.py:102 IND CLOCK 16830
2025-04-29 04:10:25 [DEBUG] clck_gen.py:102 IND CLOCK 16932
2025-04-29 04:10:26 [DEBUG] clck_gen.py:102 IND CLOCK 17034
2025-04-29 04:10:26 [DEBUG] clck_gen.py:102 IND CLOCK 17136
2025-04-29 04:10:27 [DEBUG] clck_gen.py:102 IND CLOCK 17238
2025-04-29 04:10:27 [DEBUG] clck_gen.py:102 IND CLOCK 17340
2025-04-29 04:10:28 [DEBUG] clck_gen.py:102 IND CLOCK 17442
2025-04-29 04:10:28 [DEBUG] clck_gen.py:102 IND CLOCK 17544
2025-04-29 04:10:29 [DEBUG] clck_gen.py:102 IND CLOCK 17646
2025-04-29 04:10:29 [DEBUG] clck_gen.py:102 IND CLOCK 17748
2025-04-29 04:10:30 [DEBUG] clck_gen.py:102 IND CLOCK 17850
2025-04-29 04:10:30 [DEBUG] clck_gen.py:102 IND CLOCK 17952
2025-04-29 04:10:31 [DEBUG] clck_gen.py:102 IND CLOCK 18054
2025-04-29 04:10:31 [DEBUG] clck_gen.py:102 IND CLOCK 18156
2025-04-29 04:10:32 [DEBUG] clck_gen.py:102 IND CLOCK 18258
2025-04-29 04:10:32 [DEBUG] clck_gen.py:102 IND CLOCK 18360
2025-04-29 04:10:33 [DEBUG] clck_gen.py:102 IND CLOCK 18462
2025-04-29 04:10:33 [DEBUG] clck_gen.py:102 IND CLOCK 18564
2025-04-29 04:10:34 [DEBUG] clck_gen.py:102 IND CLOCK 18666
2025-04-29 04:10:34 [DEBUG] clck_gen.py:102 IND CLOCK 18768
2025-04-29 04:10:34 [DEBUG] clck_gen.py:102 IND CLOCK 18870
2025-04-29 04:10:35 [DEBUG] clck_gen.py:102 IND CLOCK 18972
2025-04-29 04:10:35 [DEBUG] clck_gen.py:102 IND CLOCK 19074
2025-04-29 04:10:36 [DEBUG] clck_gen.py:102 IND CLOCK 19176
2025-04-29 04:10:36 [DEBUG] clck_gen.py:102 IND CLOCK 19278
2025-04-29 04:10:37 [DEBUG] clck_gen.py:102 IND CLOCK 19380
2025-04-29 04:10:37 [DEBUG] clck_gen.py:102 IND CLOCK 19482
2025-04-29 04:10:38 [DEBUG] clck_gen.py:102 IND CLOCK 19584
2025-04-29 04:10:38 [DEBUG] clck_gen.py:102 IND CLOCK 19686
2025-04-29 04:10:39 [DEBUG] clck_gen.py:102 IND CLOCK 19788
2025-04-29 04:10:39 [DEBUG] clck_gen.py:102 IND CLOCK 19890
2025-04-29 04:10:40 [DEBUG] clck_gen.py:102 IND CLOCK 19992
2025-04-29 04:10:40 [DEBUG] clck_gen.py:102 IND CLOCK 20094
2025-04-29 04:10:41 [DEBUG] clck_gen.py:102 IND CLOCK 20196
2025-04-29 04:10:41 [DEBUG] clck_gen.py:102 IND CLOCK 20298
2025-04-29 04:10:42 [DEBUG] clck_gen.py:102 IND CLOCK 20400
2025-04-29 04:10:42 [DEBUG] clck_gen.py:102 IND CLOCK 20502
2025-04-29 04:10:43 [DEBUG] clck_gen.py:102 IND CLOCK 20604
2025-04-29 04:10:43 [DEBUG] clck_gen.py:102 IND CLOCK 20706
2025-04-29 04:10:44 [DEBUG] clck_gen.py:102 IND CLOCK 20808
2025-04-29 04:10:44 [DEBUG] clck_gen.py:102 IND CLOCK 20910
2025-04-29 04:10:45 [DEBUG] clck_gen.py:102 IND CLOCK 21012
2025-04-29 04:10:45 [DEBUG] clck_gen.py:102 IND CLOCK 21114
2025-04-29 04:10:46 [DEBUG] clck_gen.py:102 IND CLOCK 21216
2025-04-29 04:10:46 [DEBUG] clck_gen.py:102 IND CLOCK 21318
2025-04-29 04:10:47 [DEBUG] clck_gen.py:102 IND CLOCK 21420
2025-04-29 04:10:47 [DEBUG] clck_gen.py:102 IND CLOCK 21522
2025-04-29 04:10:48 [DEBUG] clck_gen.py:102 IND CLOCK 21624
2025-04-29 04:10:48 [DEBUG] clck_gen.py:102 IND CLOCK 21726
2025-04-29 04:10:48 [DEBUG] clck_gen.py:102 IND CLOCK 21828
2025-04-29 04:10:49 [DEBUG] clck_gen.py:102 IND CLOCK 21930
2025-04-29 04:10:49 [DEBUG] clck_gen.py:102 IND CLOCK 22032
2025-04-29 04:10:50 [DEBUG] clck_gen.py:102 IND CLOCK 22134
2025-04-29 04:10:50 [DEBUG] clck_gen.py:102 IND CLOCK 22236
2025-04-29 04:10:51 [DEBUG] clck_gen.py:102 IND CLOCK 22338
2025-04-29 04:10:51 [DEBUG] clck_gen.py:102 IND CLOCK 22440
2025-04-29 04:10:52 [DEBUG] clck_gen.py:102 IND CLOCK 22542
2025-04-29 04:10:52 [DEBUG] clck_gen.py:102 IND CLOCK 22644
2025-04-29 04:10:53 [DEBUG] clck_gen.py:102 IND CLOCK 22746
2025-04-29 04:10:53 [DEBUG] clck_gen.py:102 IND CLOCK 22848
2025-04-29 04:10:54 [DEBUG] clck_gen.py:102 IND CLOCK 22950
2025-04-29 04:10:54 [DEBUG] clck_gen.py:102 IND CLOCK 23052
2025-04-29 04:10:55 [DEBUG] clck_gen.py:102 IND CLOCK 23154
2025-04-29 04:10:55 [DEBUG] clck_gen.py:102 IND CLOCK 23256
2025-04-29 04:10:56 [DEBUG] clck_gen.py:102 IND CLOCK 23358
2025-04-29 04:10:56 [DEBUG] clck_gen.py:102 IND CLOCK 23460
2025-04-29 04:10:57 [DEBUG] clck_gen.py:102 IND CLOCK 23562
2025-04-29 04:10:57 [DEBUG] clck_gen.py:102 IND CLOCK 23664
2025-04-29 04:10:58 [DEBUG] clck_gen.py:102 IND CLOCK 23766
2025-04-29 04:10:58 [DEBUG] clck_gen.py:102 IND CLOCK 23868
2025-04-29 04:10:59 [DEBUG] clck_gen.py:102 IND CLOCK 23970
2025-04-29 04:10:59 [DEBUG] clck_gen.py:102 IND CLOCK 24072
2025-04-29 04:11:00 [DEBUG] clck_gen.py:102 IND CLOCK 24174
2025-04-29 04:11:00 [DEBUG] clck_gen.py:102 IND CLOCK 24276
2025-04-29 04:11:01 [DEBUG] clck_gen.py:102 IND CLOCK 24378
2025-04-29 04:11:01 [DEBUG] clck_gen.py:102 IND CLOCK 24480
2025-04-29 04:11:02 [DEBUG] clck_gen.py:102 IND CLOCK 24582
2025-04-29 04:11:02 [DEBUG] clck_gen.py:102 IND CLOCK 24684
2025-04-29 04:11:03 [DEBUG] clck_gen.py:102 IND CLOCK 24786
2025-04-29 04:11:03 [DEBUG] clck_gen.py:102 IND CLOCK 24888
2025-04-29 04:11:04 [DEBUG] clck_gen.py:102 IND CLOCK 24990
2025-04-29 04:11:04 [DEBUG] clck_gen.py:102 IND CLOCK 25092
2025-04-29 04:11:05 [DEBUG] clck_gen.py:102 IND CLOCK 25194
2025-04-29 04:11:05 [DEBUG] clck_gen.py:102 IND CLOCK 25296
2025-04-29 04:11:06 [DEBUG] clck_gen.py:102 IND CLOCK 25398
2025-04-29 04:11:06 [DEBUG] clck_gen.py:102 IND CLOCK 25500
2025-04-29 04:11:07 [DEBUG] clck_gen.py:102 IND CLOCK 25602
2025-04-29 04:11:07 [DEBUG] clck_gen.py:102 IND CLOCK 25704
2025-04-29 04:11:08 [DEBUG] clck_gen.py:102 IND CLOCK 25806
2025-04-29 04:11:08 [DEBUG] clck_gen.py:102 IND CLOCK 25908
2025-04-29 04:11:08 [DEBUG] clck_gen.py:102 IND CLOCK 26010
2025-04-29 04:11:09 [DEBUG] clck_gen.py:102 IND CLOCK 26112
2025-04-29 04:11:09 [DEBUG] clck_gen.py:102 IND CLOCK 26214
2025-04-29 04:11:10 [DEBUG] clck_gen.py:102 IND CLOCK 26316
2025-04-29 04:11:10 [DEBUG] clck_gen.py:102 IND CLOCK 26418
2025-04-29 04:11:11 [DEBUG] clck_gen.py:102 IND CLOCK 26520
2025-04-29 04:11:11 [DEBUG] clck_gen.py:102 IND CLOCK 26622
2025-04-29 04:11:12 [DEBUG] clck_gen.py:102 IND CLOCK 26724
2025-04-29 04:11:12 [DEBUG] clck_gen.py:102 IND CLOCK 26826
2025-04-29 04:11:13 [DEBUG] clck_gen.py:102 IND CLOCK 26928
2025-04-29 04:11:13 [DEBUG] clck_gen.py:102 IND CLOCK 27030
2025-04-29 04:11:14 [DEBUG] clck_gen.py:102 IND CLOCK 27132
2025-04-29 04:11:14 [DEBUG] clck_gen.py:102 IND CLOCK 27234
2025-04-29 04:11:15 [DEBUG] clck_gen.py:102 IND CLOCK 27336
2025-04-29 04:11:15 [DEBUG] clck_gen.py:102 IND CLOCK 27438
2025-04-29 04:11:16 [DEBUG] clck_gen.py:102 IND CLOCK 27540
2025-04-29 04:11:16 [DEBUG] clck_gen.py:102 IND CLOCK 27642
2025-04-29 04:11:17 [DEBUG] clck_gen.py:102 IND CLOCK 27744
2025-04-29 04:11:17 [DEBUG] clck_gen.py:102 IND CLOCK 27846
2025-04-29 04:11:18 [DEBUG] clck_gen.py:102 IND CLOCK 27948
2025-04-29 04:11:18 [DEBUG] clck_gen.py:102 IND CLOCK 28050
2025-04-29 04:11:19 [DEBUG] clck_gen.py:102 IND CLOCK 28152
2025-04-29 04:11:19 [DEBUG] clck_gen.py:102 IND CLOCK 28254
2025-04-29 04:11:20 [DEBUG] clck_gen.py:102 IND CLOCK 28356
2025-04-29 04:11:20 [DEBUG] clck_gen.py:102 IND CLOCK 28458
2025-04-29 04:11:21 [DEBUG] clck_gen.py:102 IND CLOCK 28560
2025-04-29 04:11:21 [DEBUG] clck_gen.py:102 IND CLOCK 28662
2025-04-29 04:11:22 [DEBUG] clck_gen.py:102 IND CLOCK 28764
2025-04-29 04:11:22 [DEBUG] clck_gen.py:102 IND CLOCK 28866
2025-04-29 04:11:23 [DEBUG] clck_gen.py:102 IND CLOCK 28968
2025-04-29 04:11:23 [DEBUG] clck_gen.py:102 IND CLOCK 29070
2025-04-29 04:11:24 [DEBUG] clck_gen.py:102 IND CLOCK 29172
2025-04-29 04:11:24 [DEBUG] clck_gen.py:102 IND CLOCK 29274
2025-04-29 04:11:25 [DEBUG] clck_gen.py:102 IND CLOCK 29376
2025-04-29 04:11:25 [DEBUG] clck_gen.py:102 IND CLOCK 29478
2025-04-29 04:11:26 [DEBUG] clck_gen.py:102 IND CLOCK 29580
2025-04-29 04:11:26 [DEBUG] clck_gen.py:102 IND CLOCK 29682
2025-04-29 04:11:26 [DEBUG] clck_gen.py:102 IND CLOCK 29784
2025-04-29 04:11:27 [DEBUG] clck_gen.py:102 IND CLOCK 29886
2025-04-29 04:11:27 [DEBUG] clck_gen.py:102 IND CLOCK 29988
2025-04-29 04:11:28 [DEBUG] clck_gen.py:102 IND CLOCK 30090
2025-04-29 04:11:28 [DEBUG] clck_gen.py:102 IND CLOCK 30192
2025-04-29 04:11:29 [DEBUG] clck_gen.py:102 IND CLOCK 30294
2025-04-29 04:11:29 [DEBUG] clck_gen.py:102 IND CLOCK 30396
2025-04-29 04:11:30 [DEBUG] clck_gen.py:102 IND CLOCK 30498
2025-04-29 04:11:30 [DEBUG] clck_gen.py:102 IND CLOCK 30600
2025-04-29 04:11:31 [DEBUG] clck_gen.py:102 IND CLOCK 30702
2025-04-29 04:11:31 [DEBUG] clck_gen.py:102 IND CLOCK 30804
2025-04-29 04:11:32 [DEBUG] clck_gen.py:102 IND CLOCK 30906
2025-04-29 04:11:32 [DEBUG] clck_gen.py:102 IND CLOCK 31008
2025-04-29 04:11:33 [DEBUG] clck_gen.py:102 IND CLOCK 31110
2025-04-29 04:11:33 [DEBUG] clck_gen.py:102 IND CLOCK 31212
2025-04-29 04:11:34 [DEBUG] clck_gen.py:102 IND CLOCK 31314
2025-04-29 04:11:34 [DEBUG] clck_gen.py:102 IND CLOCK 31416
2025-04-29 04:11:35 [DEBUG] clck_gen.py:102 IND CLOCK 31518
2025-04-29 04:11:35 [DEBUG] clck_gen.py:102 IND CLOCK 31620
2025-04-29 04:11:36 [DEBUG] clck_gen.py:102 IND CLOCK 31722
2025-04-29 04:11:36 [DEBUG] clck_gen.py:102 IND CLOCK 31824
2025-04-29 04:11:37 [DEBUG] clck_gen.py:102 IND CLOCK 31926
2025-04-29 04:11:37 [DEBUG] clck_gen.py:102 IND CLOCK 32028
2025-04-29 04:11:38 [DEBUG] clck_gen.py:102 IND CLOCK 32130
2025-04-29 04:11:38 [DEBUG] clck_gen.py:102 IND CLOCK 32232
2025-04-29 04:11:39 [DEBUG] clck_gen.py:102 IND CLOCK 32334
2025-04-29 04:11:39 [DEBUG] clck_gen.py:102 IND CLOCK 32436
2025-04-29 04:11:40 [DEBUG] clck_gen.py:102 IND CLOCK 32538
2025-04-29 04:11:40 [DEBUG] clck_gen.py:102 IND CLOCK 32640
2025-04-29 04:11:41 [DEBUG] clck_gen.py:102 IND CLOCK 32742
2025-04-29 04:11:41 [DEBUG] clck_gen.py:102 IND CLOCK 32844
2025-04-29 04:11:42 [DEBUG] clck_gen.py:102 IND CLOCK 32946
2025-04-29 04:11:42 [DEBUG] clck_gen.py:102 IND CLOCK 33048
2025-04-29 04:11:43 [DEBUG] clck_gen.py:102 IND CLOCK 33150
2025-04-29 04:11:43 [DEBUG] clck_gen.py:102 IND CLOCK 33252
2025-04-29 04:11:44 [DEBUG] clck_gen.py:102 IND CLOCK 33354
2025-04-29 04:11:44 [DEBUG] clck_gen.py:102 IND CLOCK 33456
2025-04-29 04:11:44 [DEBUG] clck_gen.py:102 IND CLOCK 33558
2025-04-29 04:11:45 [DEBUG] clck_gen.py:102 IND CLOCK 33660
2025-04-29 04:11:45 [DEBUG] clck_gen.py:102 IND CLOCK 33762
2025-04-29 04:11:46 [DEBUG] clck_gen.py:102 IND CLOCK 33864
2025-04-29 04:11:46 [DEBUG] clck_gen.py:102 IND CLOCK 33966
2025-04-29 04:11:47 [DEBUG] clck_gen.py:102 IND CLOCK 34068
2025-04-29 04:11:47 [DEBUG] clck_gen.py:102 IND CLOCK 34170
2025-04-29 04:11:48 [DEBUG] clck_gen.py:102 IND CLOCK 34272
2025-04-29 04:11:48 [DEBUG] clck_gen.py:102 IND CLOCK 34374
2025-04-29 04:11:49 [DEBUG] clck_gen.py:102 IND CLOCK 34476
2025-04-29 04:11:49 [DEBUG] clck_gen.py:102 IND CLOCK 34578
2025-04-29 04:11:50 [DEBUG] clck_gen.py:102 IND CLOCK 34680
2025-04-29 04:11:50 [DEBUG] clck_gen.py:102 IND CLOCK 34782
2025-04-29 04:11:51 [DEBUG] clck_gen.py:102 IND CLOCK 34884
2025-04-29 04:11:51 [DEBUG] clck_gen.py:102 IND CLOCK 34986
2025-04-29 04:11:52 [DEBUG] clck_gen.py:102 IND CLOCK 35088
2025-04-29 04:11:52 [DEBUG] clck_gen.py:102 IND CLOCK 35190
2025-04-29 04:11:53 [DEBUG] clck_gen.py:102 IND CLOCK 35292
2025-04-29 04:11:53 [DEBUG] clck_gen.py:102 IND CLOCK 35394
2025-04-29 04:11:54 [DEBUG] clck_gen.py:102 IND CLOCK 35496
2025-04-29 04:11:54 [DEBUG] clck_gen.py:102 IND CLOCK 35598
2025-04-29 04:11:55 [DEBUG] clck_gen.py:102 IND CLOCK 35700
2025-04-29 04:11:55 [DEBUG] clck_gen.py:102 IND CLOCK 35802
2025-04-29 04:11:56 [DEBUG] clck_gen.py:102 IND CLOCK 35904
2025-04-29 04:11:56 [DEBUG] clck_gen.py:102 IND CLOCK 36006
2025-04-29 04:11:57 [DEBUG] clck_gen.py:102 IND CLOCK 36108
2025-04-29 04:11:57 [DEBUG] clck_gen.py:102 IND CLOCK 36210
2025-04-29 04:11:58 [DEBUG] clck_gen.py:102 IND CLOCK 36312
2025-04-29 04:11:58 [DEBUG] clck_gen.py:102 IND CLOCK 36414
2025-04-29 04:11:59 [DEBUG] clck_gen.py:102 IND CLOCK 36516
2025-04-29 04:11:59 [DEBUG] clck_gen.py:102 IND CLOCK 36618
2025-04-29 04:12:00 [DEBUG] clck_gen.py:102 IND CLOCK 36720
2025-04-29 04:12:00 [DEBUG] clck_gen.py:102 IND CLOCK 36822
2025-04-29 04:12:01 [DEBUG] clck_gen.py:102 IND CLOCK 36924
2025-04-29 04:12:01 [DEBUG] clck_gen.py:102 IND CLOCK 37026
2025-04-29 04:12:02 [DEBUG] clck_gen.py:102 IND CLOCK 37128
2025-04-29 04:12:02 [DEBUG] clck_gen.py:102 IND CLOCK 37230
2025-04-29 04:12:02 [DEBUG] clck_gen.py:102 IND CLOCK 37332
2025-04-29 04:12:03 [DEBUG] clck_gen.py:102 IND CLOCK 37434
2025-04-29 04:12:03 [DEBUG] clck_gen.py:102 IND CLOCK 37536
2025-04-29 04:12:04 [DEBUG] clck_gen.py:102 IND CLOCK 37638
2025-04-29 04:12:04 [DEBUG] clck_gen.py:102 IND CLOCK 37740
2025-04-29 04:12:05 [DEBUG] clck_gen.py:102 IND CLOCK 37842
2025-04-29 04:12:05 [DEBUG] clck_gen.py:102 IND CLOCK 37944
2025-04-29 04:12:06 [DEBUG] clck_gen.py:102 IND CLOCK 38046
2025-04-29 04:12:06 [DEBUG] clck_gen.py:102 IND CLOCK 38148
2025-04-29 04:12:07 [DEBUG] clck_gen.py:102 IND CLOCK 38250
2025-04-29 04:12:07 [DEBUG] clck_gen.py:102 IND CLOCK 38352
2025-04-29 04:12:08 [DEBUG] clck_gen.py:102 IND CLOCK 38454
2025-04-29 04:12:08 [DEBUG] clck_gen.py:102 IND CLOCK 38556
2025-04-29 04:12:09 [DEBUG] clck_gen.py:102 IND CLOCK 38658
2025-04-29 04:12:09 [DEBUG] clck_gen.py:102 IND CLOCK 38760
2025-04-29 04:12:10 [DEBUG] clck_gen.py:102 IND CLOCK 38862
2025-04-29 04:12:10 [DEBUG] clck_gen.py:102 IND CLOCK 38964
2025-04-29 04:12:11 [DEBUG] clck_gen.py:102 IND CLOCK 39066
2025-04-29 04:12:11 [DEBUG] clck_gen.py:102 IND CLOCK 39168
2025-04-29 04:12:12 [DEBUG] clck_gen.py:102 IND CLOCK 39270
2025-04-29 04:12:12 [DEBUG] clck_gen.py:102 IND CLOCK 39372
2025-04-29 04:12:13 [DEBUG] clck_gen.py:102 IND CLOCK 39474
2025-04-29 04:12:13 [DEBUG] clck_gen.py:102 IND CLOCK 39576
2025-04-29 04:12:14 [DEBUG] clck_gen.py:102 IND CLOCK 39678
2025-04-29 04:12:14 [DEBUG] clck_gen.py:102 IND CLOCK 39780
2025-04-29 04:12:15 [DEBUG] clck_gen.py:102 IND CLOCK 39882
2025-04-29 04:12:15 [DEBUG] clck_gen.py:102 IND CLOCK 39984
2025-04-29 04:12:16 [DEBUG] clck_gen.py:102 IND CLOCK 40086
2025-04-29 04:12:16 [DEBUG] clck_gen.py:102 IND CLOCK 40188
2025-04-29 04:12:17 [DEBUG] clck_gen.py:102 IND CLOCK 40290
2025-04-29 04:12:17 [DEBUG] clck_gen.py:102 IND CLOCK 40392
2025-04-29 04:12:18 [DEBUG] clck_gen.py:102 IND CLOCK 40494
2025-04-29 04:12:18 [DEBUG] clck_gen.py:102 IND CLOCK 40596
2025-04-29 04:12:19 [DEBUG] clck_gen.py:102 IND CLOCK 40698
2025-04-29 04:12:19 [DEBUG] clck_gen.py:102 IND CLOCK 40800
2025-04-29 04:12:20 [DEBUG] clck_gen.py:102 IND CLOCK 40902
2025-04-29 04:12:20 [DEBUG] clck_gen.py:102 IND CLOCK 41004
2025-04-29 04:12:20 [DEBUG] clck_gen.py:102 IND CLOCK 41106
2025-04-29 04:12:21 [DEBUG] clck_gen.py:102 IND CLOCK 41208
2025-04-29 04:12:21 [DEBUG] clck_gen.py:102 IND CLOCK 41310
2025-04-29 04:12:22 [DEBUG] clck_gen.py:102 IND CLOCK 41412
2025-04-29 04:12:22 [DEBUG] clck_gen.py:102 IND CLOCK 41514
2025-04-29 04:12:23 [DEBUG] clck_gen.py:102 IND CLOCK 41616
2025-04-29 04:12:23 [DEBUG] clck_gen.py:102 IND CLOCK 41718
2025-04-29 04:12:24 [DEBUG] clck_gen.py:102 IND CLOCK 41820
2025-04-29 04:12:24 [DEBUG] clck_gen.py:102 IND CLOCK 41922
2025-04-29 04:12:25 [DEBUG] clck_gen.py:102 IND CLOCK 42024
2025-04-29 04:12:25 [DEBUG] clck_gen.py:102 IND CLOCK 42126
2025-04-29 04:12:26 [DEBUG] clck_gen.py:102 IND CLOCK 42228
2025-04-29 04:12:26 [DEBUG] clck_gen.py:102 IND CLOCK 42330
2025-04-29 04:12:27 [DEBUG] clck_gen.py:102 IND CLOCK 42432
2025-04-29 04:12:27 [DEBUG] clck_gen.py:102 IND CLOCK 42534
2025-04-29 04:12:28 [DEBUG] clck_gen.py:102 IND CLOCK 42636
2025-04-29 04:12:28 [DEBUG] clck_gen.py:102 IND CLOCK 42738
2025-04-29 04:12:29 [DEBUG] clck_gen.py:102 IND CLOCK 42840
2025-04-29 04:12:29 [DEBUG] clck_gen.py:102 IND CLOCK 42942
2025-04-29 04:12:30 [DEBUG] clck_gen.py:102 IND CLOCK 43044
2025-04-29 04:12:30 [DEBUG] clck_gen.py:102 IND CLOCK 43146
2025-04-29 04:12:31 [DEBUG] clck_gen.py:102 IND CLOCK 43248
2025-04-29 04:12:31 [DEBUG] clck_gen.py:102 IND CLOCK 43350
2025-04-29 04:12:32 [DEBUG] clck_gen.py:102 IND CLOCK 43452
2025-04-29 04:12:32 [DEBUG] clck_gen.py:102 IND CLOCK 43554
2025-04-29 04:12:33 [DEBUG] clck_gen.py:102 IND CLOCK 43656
2025-04-29 04:12:33 [DEBUG] clck_gen.py:102 IND CLOCK 43758
2025-04-29 04:12:34 [DEBUG] clck_gen.py:102 IND CLOCK 43860
2025-04-29 04:12:34 [DEBUG] clck_gen.py:102 IND CLOCK 43962
2025-04-29 04:12:35 [DEBUG] clck_gen.py:102 IND CLOCK 44064
2025-04-29 04:12:35 [DEBUG] clck_gen.py:102 IND CLOCK 44166
2025-04-29 04:12:36 [DEBUG] clck_gen.py:102 IND CLOCK 44268
2025-04-29 04:12:36 [DEBUG] clck_gen.py:102 IND CLOCK 44370
2025-04-29 04:12:37 [DEBUG] clck_gen.py:102 IND CLOCK 44472
2025-04-29 04:12:37 [DEBUG] clck_gen.py:102 IND CLOCK 44574
2025-04-29 04:12:37 [DEBUG] clck_gen.py:102 IND CLOCK 44676
2025-04-29 04:12:38 [DEBUG] clck_gen.py:102 IND CLOCK 44778
2025-04-29 04:12:38 [DEBUG] clck_gen.py:102 IND CLOCK 44880
2025-04-29 04:12:39 [DEBUG] clck_gen.py:102 IND CLOCK 44982
2025-04-29 04:12:39 [DEBUG] clck_gen.py:102 IND CLOCK 45084
2025-04-29 04:12:40 [DEBUG] clck_gen.py:102 IND CLOCK 45186
2025-04-29 04:12:40 [DEBUG] clck_gen.py:102 IND CLOCK 45288
2025-04-29 04:12:41 [DEBUG] clck_gen.py:102 IND CLOCK 45390
2025-04-29 04:12:41 [DEBUG] clck_gen.py:102 IND CLOCK 45492
2025-04-29 04:12:42 [DEBUG] clck_gen.py:102 IND CLOCK 45594
2025-04-29 04:12:42 [DEBUG] clck_gen.py:102 IND CLOCK 45696
2025-04-29 04:12:43 [DEBUG] clck_gen.py:102 IND CLOCK 45798
2025-04-29 04:12:43 [DEBUG] clck_gen.py:102 IND CLOCK 45900
2025-04-29 04:12:44 [DEBUG] clck_gen.py:102 IND CLOCK 46002
2025-04-29 04:12:44 [DEBUG] clck_gen.py:102 IND CLOCK 46104
2025-04-29 04:12:45 [DEBUG] clck_gen.py:102 IND CLOCK 46206
2025-04-29 04:12:45 [DEBUG] clck_gen.py:102 IND CLOCK 46308
2025-04-29 04:12:46 [DEBUG] clck_gen.py:102 IND CLOCK 46410
2025-04-29 04:12:46 [DEBUG] clck_gen.py:102 IND CLOCK 46512
2025-04-29 04:12:47 [DEBUG] clck_gen.py:102 IND CLOCK 46614
2025-04-29 04:12:47 [DEBUG] clck_gen.py:102 IND CLOCK 46716
2025-04-29 04:12:48 [DEBUG] clck_gen.py:102 IND CLOCK 46818
2025-04-29 04:12:48 [DEBUG] clck_gen.py:102 IND CLOCK 46920
2025-04-29 04:12:49 [DEBUG] clck_gen.py:102 IND CLOCK 47022
2025-04-29 04:12:49 [DEBUG] clck_gen.py:102 IND CLOCK 47124
2025-04-29 04:12:50 [DEBUG] clck_gen.py:102 IND CLOCK 47226
2025-04-29 04:12:50 [DEBUG] clck_gen.py:102 IND CLOCK 47328
2025-04-29 04:12:51 [DEBUG] clck_gen.py:102 IND CLOCK 47430
2025-04-29 04:12:51 [DEBUG] clck_gen.py:102 IND CLOCK 47532
2025-04-29 04:12:52 [DEBUG] clck_gen.py:102 IND CLOCK 47634
2025-04-29 04:12:52 [DEBUG] clck_gen.py:102 IND CLOCK 47736
2025-04-29 04:12:53 [DEBUG] clck_gen.py:102 IND CLOCK 47838
2025-04-29 04:12:53 [DEBUG] clck_gen.py:102 IND CLOCK 47940
2025-04-29 04:12:54 [DEBUG] clck_gen.py:102 IND CLOCK 48042
2025-04-29 04:12:54 [DEBUG] clck_gen.py:102 IND CLOCK 48144
2025-04-29 04:12:54 [DEBUG] clck_gen.py:102 IND CLOCK 48246
2025-04-29 04:12:55 [DEBUG] clck_gen.py:102 IND CLOCK 48348
2025-04-29 04:12:55 [DEBUG] clck_gen.py:102 IND CLOCK 48450
2025-04-29 04:12:56 [DEBUG] clck_gen.py:102 IND CLOCK 48552
2025-04-29 04:12:56 [DEBUG] clck_gen.py:102 IND CLOCK 48654
2025-04-29 04:12:57 [DEBUG] clck_gen.py:102 IND CLOCK 48756
2025-04-29 04:12:57 [DEBUG] clck_gen.py:102 IND CLOCK 48858
2025-04-29 04:12:58 [DEBUG] clck_gen.py:102 IND CLOCK 48960
2025-04-29 04:12:58 [DEBUG] clck_gen.py:102 IND CLOCK 49062
2025-04-29 04:12:59 [DEBUG] clck_gen.py:102 IND CLOCK 49164
2025-04-29 04:12:59 [DEBUG] clck_gen.py:102 IND CLOCK 49266
2025-04-29 04:13:00 [DEBUG] clck_gen.py:102 IND CLOCK 49368
2025-04-29 04:13:00 [DEBUG] clck_gen.py:102 IND CLOCK 49470
2025-04-29 04:13:01 [DEBUG] clck_gen.py:102 IND CLOCK 49572
2025-04-29 04:13:01 [DEBUG] clck_gen.py:102 IND CLOCK 49674
2025-04-29 04:13:02 [DEBUG] clck_gen.py:102 IND CLOCK 49776
2025-04-29 04:13:02 [DEBUG] clck_gen.py:102 IND CLOCK 49878
2025-04-29 04:13:03 [DEBUG] clck_gen.py:102 IND CLOCK 49980
2025-04-29 04:13:03 [DEBUG] clck_gen.py:102 IND CLOCK 50082
2025-04-29 04:13:04 [DEBUG] clck_gen.py:102 IND CLOCK 50184
2025-04-29 04:13:04 [DEBUG] clck_gen.py:102 IND CLOCK 50286
2025-04-29 04:13:05 [DEBUG] clck_gen.py:102 IND CLOCK 50388
2025-04-29 04:13:05 [DEBUG] clck_gen.py:102 IND CLOCK 50490
2025-04-29 04:13:06 [DEBUG] clck_gen.py:102 IND CLOCK 50592
2025-04-29 04:13:06 [DEBUG] clck_gen.py:102 IND CLOCK 50694
2025-04-29 04:13:07 [DEBUG] clck_gen.py:102 IND CLOCK 50796
2025-04-29 04:13:07 [DEBUG] clck_gen.py:102 IND CLOCK 50898
2025-04-29 04:13:08 [DEBUG] clck_gen.py:102 IND CLOCK 51000
2025-04-29 04:13:08 [DEBUG] clck_gen.py:102 IND CLOCK 51102
2025-04-29 04:13:09 [DEBUG] clck_gen.py:102 IND CLOCK 51204
2025-04-29 04:13:09 [DEBUG] clck_gen.py:102 IND CLOCK 51306
2025-04-29 04:13:10 [DEBUG] clck_gen.py:102 IND CLOCK 51408
2025-04-29 04:13:10 [DEBUG] clck_gen.py:102 IND CLOCK 51510
2025-04-29 04:13:11 [DEBUG] clck_gen.py:102 IND CLOCK 51612
2025-04-29 04:13:11 [DEBUG] clck_gen.py:102 IND CLOCK 51714
2025-04-29 04:13:12 [DEBUG] clck_gen.py:102 IND CLOCK 51816
2025-04-29 04:13:12 [DEBUG] clck_gen.py:102 IND CLOCK 51918
2025-04-29 04:13:12 [DEBUG] clck_gen.py:102 IND CLOCK 52020
2025-04-29 04:13:13 [DEBUG] clck_gen.py:102 IND CLOCK 52122
2025-04-29 04:13:13 [DEBUG] clck_gen.py:102 IND CLOCK 52224
2025-04-29 04:13:14 [DEBUG] clck_gen.py:102 IND CLOCK 52326
2025-04-29 04:13:14 [DEBUG] clck_gen.py:102 IND CLOCK 52428
2025-04-29 04:13:15 [DEBUG] clck_gen.py:102 IND CLOCK 52530
2025-04-29 04:13:15 [DEBUG] clck_gen.py:102 IND CLOCK 52632
2025-04-29 04:13:16 [DEBUG] clck_gen.py:102 IND CLOCK 52734
2025-04-29 04:13:16 [DEBUG] clck_gen.py:102 IND CLOCK 52836
2025-04-29 04:13:17 [DEBUG] clck_gen.py:102 IND CLOCK 52938
2025-04-29 04:13:17 [DEBUG] clck_gen.py:102 IND CLOCK 53040
2025-04-29 04:13:18 [DEBUG] clck_gen.py:102 IND CLOCK 53142
2025-04-29 04:13:18 [DEBUG] clck_gen.py:102 IND CLOCK 53244
2025-04-29 04:13:19 [DEBUG] clck_gen.py:102 IND CLOCK 53346
2025-04-29 04:13:19 [DEBUG] clck_gen.py:102 IND CLOCK 53448
2025-04-29 04:13:20 [DEBUG] clck_gen.py:102 IND CLOCK 53550
2025-04-29 04:13:20 [DEBUG] clck_gen.py:102 IND CLOCK 53652
2025-04-29 04:13:21 [DEBUG] clck_gen.py:102 IND CLOCK 53754
2025-04-29 04:13:21 [DEBUG] clck_gen.py:102 IND CLOCK 53856
2025-04-29 04:13:22 [DEBUG] clck_gen.py:102 IND CLOCK 53958
2025-04-29 04:13:22 [DEBUG] clck_gen.py:102 IND CLOCK 54060
2025-04-29 04:13:23 [DEBUG] clck_gen.py:102 IND CLOCK 54162
2025-04-29 04:13:23 [DEBUG] clck_gen.py:102 IND CLOCK 54264
2025-04-29 04:13:24 [DEBUG] clck_gen.py:102 IND CLOCK 54366
2025-04-29 04:13:24 [DEBUG] clck_gen.py:102 IND CLOCK 54468
2025-04-29 04:13:25 [DEBUG] clck_gen.py:102 IND CLOCK 54570
2025-04-29 04:13:25 [DEBUG] clck_gen.py:102 IND CLOCK 54672
2025-04-29 04:13:26 [DEBUG] clck_gen.py:102 IND CLOCK 54774
2025-04-29 04:13:26 [DEBUG] clck_gen.py:102 IND CLOCK 54876
2025-04-29 04:13:27 [DEBUG] clck_gen.py:102 IND CLOCK 54978
2025-04-29 04:13:27 [DEBUG] clck_gen.py:102 IND CLOCK 55080
2025-04-29 04:13:28 [DEBUG] clck_gen.py:102 IND CLOCK 55182
2025-04-29 04:13:28 [DEBUG] clck_gen.py:102 IND CLOCK 55284
2025-04-29 04:13:29 [DEBUG] clck_gen.py:102 IND CLOCK 55386
2025-04-29 04:13:29 [DEBUG] clck_gen.py:102 IND CLOCK 55488
2025-04-29 04:13:30 [DEBUG] clck_gen.py:102 IND CLOCK 55590
2025-04-29 04:13:30 [DEBUG] clck_gen.py:102 IND CLOCK 55692
2025-04-29 04:13:31 [DEBUG] clck_gen.py:102 IND CLOCK 55794
2025-04-29 04:13:31 [DEBUG] clck_gen.py:102 IND CLOCK 55896
2025-04-29 04:13:31 [DEBUG] clck_gen.py:102 IND CLOCK 55998
2025-04-29 04:13:32 [DEBUG] clck_gen.py:102 IND CLOCK 56100
2025-04-29 04:13:32 [DEBUG] clck_gen.py:102 IND CLOCK 56202
2025-04-29 04:13:33 [DEBUG] clck_gen.py:102 IND CLOCK 56304
2025-04-29 04:13:33 [DEBUG] clck_gen.py:102 IND CLOCK 56406
2025-04-29 04:13:34 [DEBUG] clck_gen.py:102 IND CLOCK 56508
2025-04-29 04:13:34 [DEBUG] clck_gen.py:102 IND CLOCK 56610
2025-04-29 04:13:35 [DEBUG] clck_gen.py:102 IND CLOCK 56712
2025-04-29 04:13:35 [DEBUG] clck_gen.py:102 IND CLOCK 56814
2025-04-29 04:13:36 [DEBUG] clck_gen.py:102 IND CLOCK 56916
2025-04-29 04:13:36 [DEBUG] clck_gen.py:102 IND CLOCK 57018
2025-04-29 04:13:37 [DEBUG] clck_gen.py:102 IND CLOCK 57120
2025-04-29 04:13:37 [DEBUG] clck_gen.py:102 IND CLOCK 57222
2025-04-29 04:13:38 [DEBUG] clck_gen.py:102 IND CLOCK 57324
2025-04-29 04:13:38 [DEBUG] clck_gen.py:102 IND CLOCK 57426
2025-04-29 04:13:39 [DEBUG] clck_gen.py:102 IND CLOCK 57528
2025-04-29 04:13:39 [DEBUG] clck_gen.py:102 IND CLOCK 57630
2025-04-29 04:13:40 [DEBUG] clck_gen.py:102 IND CLOCK 57732
2025-04-29 04:13:40 [DEBUG] clck_gen.py:102 IND CLOCK 57834
2025-04-29 04:13:41 [DEBUG] clck_gen.py:102 IND CLOCK 57936
2025-04-29 04:13:41 [DEBUG] clck_gen.py:102 IND CLOCK 58038
2025-04-29 04:13:42 [DEBUG] clck_gen.py:102 IND CLOCK 58140
2025-04-29 04:13:42 [DEBUG] clck_gen.py:102 IND CLOCK 58242
2025-04-29 04:13:43 [DEBUG] clck_gen.py:102 IND CLOCK 58344
2025-04-29 04:13:43 [DEBUG] clck_gen.py:102 IND CLOCK 58446
2025-04-29 04:13:44 [DEBUG] clck_gen.py:102 IND CLOCK 58548
2025-04-29 04:13:44 [DEBUG] clck_gen.py:102 IND CLOCK 58650
2025-04-29 04:13:45 [DEBUG] clck_gen.py:102 IND CLOCK 58752
2025-04-29 04:13:45 [DEBUG] clck_gen.py:102 IND CLOCK 58854
2025-04-29 04:13:46 [DEBUG] clck_gen.py:102 IND CLOCK 58956
2025-04-29 04:13:46 [DEBUG] clck_gen.py:102 IND CLOCK 59058
2025-04-29 04:13:47 [DEBUG] clck_gen.py:102 IND CLOCK 59160
2025-04-29 04:13:47 [DEBUG] clck_gen.py:102 IND CLOCK 59262
2025-04-29 04:13:48 [DEBUG] clck_gen.py:102 IND CLOCK 59364
2025-04-29 04:13:48 [DEBUG] clck_gen.py:102 IND CLOCK 59466
2025-04-29 04:13:49 [DEBUG] clck_gen.py:102 IND CLOCK 59568
2025-04-29 04:13:49 [DEBUG] clck_gen.py:102 IND CLOCK 59670
2025-04-29 04:13:50 [DEBUG] clck_gen.py:102 IND CLOCK 59772
2025-04-29 04:13:50 [DEBUG] clck_gen.py:102 IND CLOCK 59874
2025-04-29 04:13:50 [DEBUG] clck_gen.py:102 IND CLOCK 59976
2025-04-29 04:13:51 [DEBUG] clck_gen.py:102 IND CLOCK 60078
2025-04-29 04:13:51 [DEBUG] clck_gen.py:102 IND CLOCK 60180
2025-04-29 04:13:52 [DEBUG] clck_gen.py:102 IND CLOCK 60282
2025-04-29 04:13:52 [DEBUG] clck_gen.py:102 IND CLOCK 60384
2025-04-29 04:13:53 [DEBUG] clck_gen.py:102 IND CLOCK 60486
2025-04-29 04:13:53 [DEBUG] clck_gen.py:102 IND CLOCK 60588
2025-04-29 04:13:54 [DEBUG] clck_gen.py:102 IND CLOCK 60690
2025-04-29 04:13:54 [DEBUG] clck_gen.py:102 IND CLOCK 60792
2025-04-29 04:13:55 [DEBUG] clck_gen.py:102 IND CLOCK 60894
2025-04-29 04:13:55 [DEBUG] clck_gen.py:102 IND CLOCK 60996
2025-04-29 04:13:56 [DEBUG] clck_gen.py:102 IND CLOCK 61098
2025-04-29 04:13:56 [DEBUG] clck_gen.py:102 IND CLOCK 61200
2025-04-29 04:13:57 [DEBUG] clck_gen.py:102 IND CLOCK 61302
2025-04-29 04:13:57 [DEBUG] clck_gen.py:102 IND CLOCK 61404
2025-04-29 04:13:58 [DEBUG] clck_gen.py:102 IND CLOCK 61506
2025-04-29 04:13:58 [DEBUG] clck_gen.py:102 IND CLOCK 61608
2025-04-29 04:13:59 [DEBUG] clck_gen.py:102 IND CLOCK 61710
2025-04-29 04:13:59 [DEBUG] clck_gen.py:102 IND CLOCK 61812
2025-04-29 04:14:00 [DEBUG] clck_gen.py:102 IND CLOCK 61914
2025-04-29 04:14:00 [DEBUG] clck_gen.py:102 IND CLOCK 62016
2025-04-29 04:14:01 [DEBUG] clck_gen.py:102 IND CLOCK 62118
2025-04-29 04:14:01 [DEBUG] clck_gen.py:102 IND CLOCK 62220
2025-04-29 04:14:02 [DEBUG] clck_gen.py:102 IND CLOCK 62322
2025-04-29 04:14:02 [DEBUG] clck_gen.py:102 IND CLOCK 62424
2025-04-29 04:14:03 [DEBUG] clck_gen.py:102 IND CLOCK 62526
2025-04-29 04:14:03 [DEBUG] clck_gen.py:102 IND CLOCK 62628
2025-04-29 04:14:04 [DEBUG] clck_gen.py:102 IND CLOCK 62730
2025-04-29 04:14:04 [DEBUG] clck_gen.py:102 IND CLOCK 62832
2025-04-29 04:14:05 [DEBUG] clck_gen.py:102 IND CLOCK 62934
2025-04-29 04:14:05 [DEBUG] clck_gen.py:102 IND CLOCK 63036
2025-04-29 04:14:06 [DEBUG] clck_gen.py:102 IND CLOCK 63138
2025-04-29 04:14:06 [DEBUG] clck_gen.py:102 IND CLOCK 63240
2025-04-29 04:14:07 [DEBUG] clck_gen.py:102 IND CLOCK 63342
2025-04-29 04:14:07 [DEBUG] clck_gen.py:102 IND CLOCK 63444
2025-04-29 04:14:08 [DEBUG] clck_gen.py:102 IND CLOCK 63546
2025-04-29 04:14:08 [DEBUG] clck_gen.py:102 IND CLOCK 63648
2025-04-29 04:14:09 [DEBUG] clck_gen.py:102 IND CLOCK 63750
2025-04-29 04:14:09 [DEBUG] clck_gen.py:102 IND CLOCK 63852
2025-04-29 04:14:09 [DEBUG] clck_gen.py:102 IND CLOCK 63954
2025-04-29 04:14:10 [DEBUG] clck_gen.py:102 IND CLOCK 64056
2025-04-29 04:14:10 [DEBUG] clck_gen.py:102 IND CLOCK 64158
2025-04-29 04:14:11 [DEBUG] clck_gen.py:102 IND CLOCK 64260
2025-04-29 04:14:11 [DEBUG] clck_gen.py:102 IND CLOCK 64362
2025-04-29 04:14:12 [DEBUG] clck_gen.py:102 IND CLOCK 64464
2025-04-29 04:14:12 [DEBUG] clck_gen.py:102 IND CLOCK 64566
2025-04-29 04:14:13 [DEBUG] clck_gen.py:102 IND CLOCK 64668
2025-04-29 04:14:13 [DEBUG] clck_gen.py:102 IND CLOCK 64770
2025-04-29 04:14:14 [DEBUG] clck_gen.py:102 IND CLOCK 64872
2025-04-29 04:14:14 [DEBUG] clck_gen.py:102 IND CLOCK 64974
2025-04-29 04:14:15 [DEBUG] clck_gen.py:102 IND CLOCK 65076
2025-04-29 04:14:15 [DEBUG] clck_gen.py:102 IND CLOCK 65178
2025-04-29 04:14:16 [DEBUG] clck_gen.py:102 IND CLOCK 65280
2025-04-29 04:14:16 [DEBUG] clck_gen.py:102 IND CLOCK 65382
2025-04-29 04:14:17 [DEBUG] clck_gen.py:102 IND CLOCK 65484
2025-04-29 04:14:17 [DEBUG] clck_gen.py:102 IND CLOCK 65586
2025-04-29 04:14:18 [DEBUG] clck_gen.py:102 IND CLOCK 65688
2025-04-29 04:14:18 [DEBUG] clck_gen.py:102 IND CLOCK 65790
2025-04-29 04:14:19 [DEBUG] clck_gen.py:102 IND CLOCK 65892
2025-04-29 04:14:19 [DEBUG] clck_gen.py:102 IND CLOCK 65994
2025-04-29 04:14:20 [DEBUG] clck_gen.py:102 IND CLOCK 66096
2025-04-29 04:14:20 [DEBUG] clck_gen.py:102 IND CLOCK 66198
2025-04-29 04:14:21 [DEBUG] clck_gen.py:102 IND CLOCK 66300
2025-04-29 04:14:21 [DEBUG] clck_gen.py:102 IND CLOCK 66402
2025-04-29 04:14:22 [DEBUG] clck_gen.py:102 IND CLOCK 66504
2025-04-29 04:14:22 [DEBUG] clck_gen.py:102 IND CLOCK 66606
2025-04-29 04:14:23 [DEBUG] clck_gen.py:102 IND CLOCK 66708
2025-04-29 04:14:23 [DEBUG] clck_gen.py:102 IND CLOCK 66810
2025-04-29 04:14:24 [DEBUG] clck_gen.py:102 IND CLOCK 66912
2025-04-29 04:14:24 [DEBUG] clck_gen.py:102 IND CLOCK 67014
2025-04-29 04:14:25 [DEBUG] clck_gen.py:102 IND CLOCK 67116
2025-04-29 04:14:25 [DEBUG] clck_gen.py:102 IND CLOCK 67218
2025-04-29 04:14:26 [DEBUG] clck_gen.py:102 IND CLOCK 67320
2025-04-29 04:14:26 [DEBUG] clck_gen.py:102 IND CLOCK 67422
2025-04-29 04:14:27 [DEBUG] clck_gen.py:102 IND CLOCK 67524
2025-04-29 04:14:27 [DEBUG] clck_gen.py:102 IND CLOCK 67626
2025-04-29 04:14:27 [DEBUG] clck_gen.py:102 IND CLOCK 67728
2025-04-29 04:14:28 [DEBUG] clck_gen.py:102 IND CLOCK 67830
2025-04-29 04:14:28 [DEBUG] clck_gen.py:102 IND CLOCK 67932
2025-04-29 04:14:29 [DEBUG] clck_gen.py:102 IND CLOCK 68034
2025-04-29 04:14:29 [DEBUG] clck_gen.py:102 IND CLOCK 68136
2025-04-29 04:14:30 [DEBUG] clck_gen.py:102 IND CLOCK 68238
2025-04-29 04:14:30 [DEBUG] clck_gen.py:102 IND CLOCK 68340
2025-04-29 04:14:31 [DEBUG] clck_gen.py:102 IND CLOCK 68442
2025-04-29 04:14:31 [DEBUG] clck_gen.py:102 IND CLOCK 68544
2025-04-29 04:14:32 [DEBUG] clck_gen.py:102 IND CLOCK 68646
2025-04-29 04:14:32 [DEBUG] clck_gen.py:102 IND CLOCK 68748
2025-04-29 04:14:33 [DEBUG] clck_gen.py:102 IND CLOCK 68850
2025-04-29 04:14:33 [DEBUG] clck_gen.py:102 IND CLOCK 68952
2025-04-29 04:14:34 [DEBUG] clck_gen.py:102 IND CLOCK 69054
2025-04-29 04:14:34 [DEBUG] clck_gen.py:102 IND CLOCK 69156
2025-04-29 04:14:35 [DEBUG] clck_gen.py:102 IND CLOCK 69258
2025-04-29 04:14:35 [DEBUG] clck_gen.py:102 IND CLOCK 69360
2025-04-29 04:14:36 [DEBUG] clck_gen.py:102 IND CLOCK 69462
2025-04-29 04:14:36 [DEBUG] clck_gen.py:102 IND CLOCK 69564
2025-04-29 04:14:37 [DEBUG] clck_gen.py:102 IND CLOCK 69666
2025-04-29 04:14:37 [DEBUG] clck_gen.py:102 IND CLOCK 69768
2025-04-29 04:14:38 [DEBUG] clck_gen.py:102 IND CLOCK 69870
2025-04-29 04:14:38 [DEBUG] clck_gen.py:102 IND CLOCK 69972
2025-04-29 04:14:39 [DEBUG] clck_gen.py:102 IND CLOCK 70074
2025-04-29 04:14:39 [DEBUG] clck_gen.py:102 IND CLOCK 70176
2025-04-29 04:14:40 [DEBUG] clck_gen.py:102 IND CLOCK 70278
2025-04-29 04:14:40 [DEBUG] clck_gen.py:102 IND CLOCK 70380
2025-04-29 04:14:41 [DEBUG] clck_gen.py:102 IND CLOCK 70482
2025-04-29 04:14:41 [DEBUG] clck_gen.py:102 IND CLOCK 70584
2025-04-29 04:14:42 [DEBUG] clck_gen.py:102 IND CLOCK 70686
2025-04-29 04:14:42 [DEBUG] clck_gen.py:102 IND CLOCK 70788
2025-04-29 04:14:43 [DEBUG] clck_gen.py:102 IND CLOCK 70890
2025-04-29 04:14:43 [DEBUG] clck_gen.py:102 IND CLOCK 70992
2025-04-29 04:14:44 [DEBUG] clck_gen.py:102 IND CLOCK 71094
2025-04-29 04:14:44 [DEBUG] clck_gen.py:102 IND CLOCK 71196
2025-04-29 04:14:45 [DEBUG] clck_gen.py:102 IND CLOCK 71298
2025-04-29 04:14:45 [DEBUG] clck_gen.py:102 IND CLOCK 71400
2025-04-29 04:14:45 [DEBUG] clck_gen.py:102 IND CLOCK 71502
2025-04-29 04:14:46 [DEBUG] clck_gen.py:102 IND CLOCK 71604
2025-04-29 04:14:46 [DEBUG] clck_gen.py:102 IND CLOCK 71706
2025-04-29 04:14:47 [DEBUG] clck_gen.py:102 IND CLOCK 71808
2025-04-29 04:14:47 [DEBUG] clck_gen.py:102 IND CLOCK 71910
2025-04-29 04:14:48 [DEBUG] clck_gen.py:102 IND CLOCK 72012
2025-04-29 04:14:48 [DEBUG] clck_gen.py:102 IND CLOCK 72114
2025-04-29 04:14:49 [DEBUG] clck_gen.py:102 IND CLOCK 72216
2025-04-29 04:14:49 [DEBUG] clck_gen.py:102 IND CLOCK 72318
2025-04-29 04:14:50 [DEBUG] clck_gen.py:102 IND CLOCK 72420
2025-04-29 04:14:50 [DEBUG] clck_gen.py:102 IND CLOCK 72522
2025-04-29 04:14:51 [DEBUG] clck_gen.py:102 IND CLOCK 72624
2025-04-29 04:14:51 [DEBUG] clck_gen.py:102 IND CLOCK 72726
2025-04-29 04:14:52 [DEBUG] clck_gen.py:102 IND CLOCK 72828
2025-04-29 04:14:52 [DEBUG] clck_gen.py:102 IND CLOCK 72930
2025-04-29 04:14:53 [DEBUG] clck_gen.py:102 IND CLOCK 73032
2025-04-29 04:14:53 [DEBUG] clck_gen.py:102 IND CLOCK 73134
2025-04-29 04:14:54 [DEBUG] clck_gen.py:102 IND CLOCK 73236
2025-04-29 04:14:54 [DEBUG] clck_gen.py:102 IND CLOCK 73338
2025-04-29 04:14:55 [DEBUG] clck_gen.py:102 IND CLOCK 73440
2025-04-29 04:14:55 [DEBUG] clck_gen.py:102 IND CLOCK 73542
2025-04-29 04:14:56 [DEBUG] clck_gen.py:102 IND CLOCK 73644
2025-04-29 04:14:56 [DEBUG] clck_gen.py:102 IND CLOCK 73746
2025-04-29 04:14:57 [DEBUG] clck_gen.py:102 IND CLOCK 73848
2025-04-29 04:14:57 [DEBUG] clck_gen.py:102 IND CLOCK 73950
2025-04-29 04:14:58 [DEBUG] clck_gen.py:102 IND CLOCK 74052
2025-04-29 04:14:58 [DEBUG] clck_gen.py:102 IND CLOCK 74154
2025-04-29 04:14:59 [DEBUG] clck_gen.py:102 IND CLOCK 74256
2025-04-29 04:14:59 [DEBUG] clck_gen.py:102 IND CLOCK 74358
2025-04-29 04:15:00 [DEBUG] clck_gen.py:102 IND CLOCK 74460
2025-04-29 04:15:00 [DEBUG] clck_gen.py:102 IND CLOCK 74562
2025-04-29 04:15:01 [DEBUG] clck_gen.py:102 IND CLOCK 74664
2025-04-29 04:15:01 [DEBUG] clck_gen.py:102 IND CLOCK 74766
2025-04-29 04:15:02 [DEBUG] clck_gen.py:102 IND CLOCK 74868
2025-04-29 04:15:02 [DEBUG] clck_gen.py:102 IND CLOCK 74970
2025-04-29 04:15:03 [DEBUG] clck_gen.py:102 IND CLOCK 75072
2025-04-29 04:15:03 [DEBUG] clck_gen.py:102 IND CLOCK 75174
2025-04-29 04:15:04 [DEBUG] clck_gen.py:102 IND CLOCK 75276
2025-04-29 04:15:04 [DEBUG] clck_gen.py:102 IND CLOCK 75378
2025-04-29 04:15:05 [DEBUG] clck_gen.py:102 IND CLOCK 75480
2025-04-29 04:15:05 [DEBUG] clck_gen.py:102 IND CLOCK 75582
2025-04-29 04:15:05 [DEBUG] clck_gen.py:102 IND CLOCK 75684
2025-04-29 04:15:06 [DEBUG] clck_gen.py:102 IND CLOCK 75786
2025-04-29 04:15:06 [DEBUG] clck_gen.py:102 IND CLOCK 75888
2025-04-29 04:15:07 [DEBUG] clck_gen.py:102 IND CLOCK 75990
2025-04-29 04:15:07 [DEBUG] clck_gen.py:102 IND CLOCK 76092
2025-04-29 04:15:08 [DEBUG] clck_gen.py:102 IND CLOCK 76194
2025-04-29 04:15:08 [DEBUG] clck_gen.py:102 IND CLOCK 76296
2025-04-29 04:15:09 [DEBUG] clck_gen.py:102 IND CLOCK 76398
2025-04-29 04:15:09 [DEBUG] clck_gen.py:102 IND CLOCK 76500
2025-04-29 04:15:10 [DEBUG] clck_gen.py:102 IND CLOCK 76602
2025-04-29 04:15:10 [DEBUG] clck_gen.py:102 IND CLOCK 76704
2025-04-29 04:15:11 [DEBUG] clck_gen.py:102 IND CLOCK 76806
2025-04-29 04:15:11 [DEBUG] clck_gen.py:102 IND CLOCK 76908
2025-04-29 04:15:12 [DEBUG] clck_gen.py:102 IND CLOCK 77010
2025-04-29 04:15:12 [DEBUG] clck_gen.py:102 IND CLOCK 77112
2025-04-29 04:15:13 [DEBUG] clck_gen.py:102 IND CLOCK 77214
2025-04-29 04:15:13 [DEBUG] clck_gen.py:102 IND CLOCK 77316
2025-04-29 04:15:14 [DEBUG] clck_gen.py:102 IND CLOCK 77418
2025-04-29 04:15:14 [DEBUG] clck_gen.py:102 IND CLOCK 77520
2025-04-29 04:15:15 [DEBUG] clck_gen.py:102 IND CLOCK 77622
2025-04-29 04:15:15 [DEBUG] clck_gen.py:102 IND CLOCK 77724
2025-04-29 04:15:16 [DEBUG] clck_gen.py:102 IND CLOCK 77826
2025-04-29 04:15:16 [DEBUG] clck_gen.py:102 IND CLOCK 77928
2025-04-29 04:15:17 [DEBUG] clck_gen.py:102 IND CLOCK 78030
2025-04-29 04:15:17 [DEBUG] clck_gen.py:102 IND CLOCK 78132
2025-04-29 04:15:18 [DEBUG] clck_gen.py:102 IND CLOCK 78234
2025-04-29 04:15:18 [DEBUG] clck_gen.py:102 IND CLOCK 78336
2025-04-29 04:15:19 [DEBUG] clck_gen.py:102 IND CLOCK 78438
2025-04-29 04:15:19 [DEBUG] clck_gen.py:102 IND CLOCK 78540
2025-04-29 04:15:20 [DEBUG] clck_gen.py:102 IND CLOCK 78642
2025-04-29 04:15:20 [DEBUG] clck_gen.py:102 IND CLOCK 78744
2025-04-29 04:15:21 [DEBUG] clck_gen.py:102 IND CLOCK 78846
2025-04-29 04:15:21 [DEBUG] clck_gen.py:102 IND CLOCK 78948
2025-04-29 04:15:22 [DEBUG] clck_gen.py:102 IND CLOCK 79050
2025-04-29 04:15:22 [DEBUG] clck_gen.py:102 IND CLOCK 79152
2025-04-29 04:15:23 [DEBUG] clck_gen.py:102 IND CLOCK 79254
2025-04-29 04:15:23 [DEBUG] clck_gen.py:102 IND CLOCK 79356
2025-04-29 04:15:23 [DEBUG] clck_gen.py:102 IND CLOCK 79458
2025-04-29 04:15:24 [DEBUG] clck_gen.py:102 IND CLOCK 79560
2025-04-29 04:15:24 [DEBUG] clck_gen.py:102 IND CLOCK 79662
2025-04-29 04:15:25 [DEBUG] clck_gen.py:102 IND CLOCK 79764
2025-04-29 04:15:25 [DEBUG] clck_gen.py:102 IND CLOCK 79866
2025-04-29 04:15:26 [DEBUG] clck_gen.py:102 IND CLOCK 79968
2025-04-29 04:15:26 [DEBUG] clck_gen.py:102 IND CLOCK 80070
2025-04-29 04:15:27 [DEBUG] clck_gen.py:102 IND CLOCK 80172
2025-04-29 04:15:27 [DEBUG] clck_gen.py:102 IND CLOCK 80274
2025-04-29 04:15:28 [DEBUG] clck_gen.py:102 IND CLOCK 80376
2025-04-29 04:15:28 [DEBUG] clck_gen.py:102 IND CLOCK 80478
2025-04-29 04:15:29 [DEBUG] clck_gen.py:102 IND CLOCK 80580
2025-04-29 04:15:29 [DEBUG] clck_gen.py:102 IND CLOCK 80682
2025-04-29 04:15:30 [DEBUG] clck_gen.py:102 IND CLOCK 80784
2025-04-29 04:15:30 [DEBUG] clck_gen.py:102 IND CLOCK 80886
2025-04-29 04:15:31 [DEBUG] clck_gen.py:102 IND CLOCK 80988
2025-04-29 04:15:31 [DEBUG] clck_gen.py:102 IND CLOCK 81090
2025-04-29 04:15:32 [DEBUG] clck_gen.py:102 IND CLOCK 81192
2025-04-29 04:15:32 [DEBUG] clck_gen.py:102 IND CLOCK 81294
2025-04-29 04:15:33 [DEBUG] clck_gen.py:102 IND CLOCK 81396
2025-04-29 04:15:33 [DEBUG] clck_gen.py:102 IND CLOCK 81498
2025-04-29 04:15:34 [DEBUG] clck_gen.py:102 IND CLOCK 81600
2025-04-29 04:15:34 [DEBUG] clck_gen.py:102 IND CLOCK 81702
2025-04-29 04:15:35 [DEBUG] clck_gen.py:102 IND CLOCK 81804
2025-04-29 04:15:35 [DEBUG] clck_gen.py:102 IND CLOCK 81906
2025-04-29 04:15:36 [DEBUG] clck_gen.py:102 IND CLOCK 82008
2025-04-29 04:15:36 [DEBUG] clck_gen.py:102 IND CLOCK 82110
2025-04-29 04:15:37 [DEBUG] clck_gen.py:102 IND CLOCK 82212
2025-04-29 04:15:37 [DEBUG] clck_gen.py:102 IND CLOCK 82314
2025-04-29 04:15:38 [DEBUG] clck_gen.py:102 IND CLOCK 82416
2025-04-29 04:15:38 [DEBUG] clck_gen.py:102 IND CLOCK 82518
2025-04-29 04:15:39 [DEBUG] clck_gen.py:102 IND CLOCK 82620
2025-04-29 04:15:39 [DEBUG] clck_gen.py:102 IND CLOCK 82722
2025-04-29 04:15:40 [DEBUG] clck_gen.py:102 IND CLOCK 82824
2025-04-29 04:15:40 [DEBUG] clck_gen.py:102 IND CLOCK 82926
2025-04-29 04:15:41 [DEBUG] clck_gen.py:102 IND CLOCK 83028
2025-04-29 04:15:41 [DEBUG] clck_gen.py:102 IND CLOCK 83130
2025-04-29 04:15:42 [DEBUG] clck_gen.py:102 IND CLOCK 83232
2025-04-29 04:15:42 [DEBUG] clck_gen.py:102 IND CLOCK 83334
2025-04-29 04:15:42 [DEBUG] clck_gen.py:102 IND CLOCK 83436
2025-04-29 04:15:43 [DEBUG] clck_gen.py:102 IND CLOCK 83538
2025-04-29 04:15:43 [DEBUG] clck_gen.py:102 IND CLOCK 83640
2025-04-29 04:15:44 [DEBUG] clck_gen.py:102 IND CLOCK 83742
2025-04-29 04:15:44 [DEBUG] clck_gen.py:102 IND CLOCK 83844
2025-04-29 04:15:45 [DEBUG] clck_gen.py:102 IND CLOCK 83946
2025-04-29 04:15:45 [DEBUG] clck_gen.py:102 IND CLOCK 84048
2025-04-29 04:15:46 [DEBUG] clck_gen.py:102 IND CLOCK 84150
2025-04-29 04:15:46 [DEBUG] clck_gen.py:102 IND CLOCK 84252
2025-04-29 04:15:47 [DEBUG] clck_gen.py:102 IND CLOCK 84354
2025-04-29 04:15:47 [DEBUG] clck_gen.py:102 IND CLOCK 84456
2025-04-29 04:15:48 [DEBUG] clck_gen.py:102 IND CLOCK 84558
2025-04-29 04:15:48 [DEBUG] clck_gen.py:102 IND CLOCK 84660
2025-04-29 04:15:49 [DEBUG] clck_gen.py:102 IND CLOCK 84762
2025-04-29 04:15:49 [DEBUG] clck_gen.py:102 IND CLOCK 84864
2025-04-29 04:15:50 [DEBUG] clck_gen.py:102 IND CLOCK 84966
2025-04-29 04:15:50 [DEBUG] clck_gen.py:102 IND CLOCK 85068
2025-04-29 04:15:51 [DEBUG] clck_gen.py:102 IND CLOCK 85170
2025-04-29 04:15:51 [DEBUG] clck_gen.py:102 IND CLOCK 85272
2025-04-29 04:15:52 [DEBUG] clck_gen.py:102 IND CLOCK 85374
2025-04-29 04:15:52 [DEBUG] clck_gen.py:102 IND CLOCK 85476
2025-04-29 04:15:53 [DEBUG] clck_gen.py:102 IND CLOCK 85578
2025-04-29 04:15:53 [DEBUG] clck_gen.py:102 IND CLOCK 85680
2025-04-29 04:15:54 [DEBUG] clck_gen.py:102 IND CLOCK 85782
2025-04-29 04:15:54 [DEBUG] clck_gen.py:102 IND CLOCK 85884
2025-04-29 04:15:55 [DEBUG] clck_gen.py:102 IND CLOCK 85986
2025-04-29 04:15:55 [DEBUG] clck_gen.py:102 IND CLOCK 86088
2025-04-29 04:15:56 [DEBUG] clck_gen.py:102 IND CLOCK 86190
2025-04-29 04:15:56 [DEBUG] clck_gen.py:102 IND CLOCK 86292
2025-04-29 04:15:57 [DEBUG] clck_gen.py:102 IND CLOCK 86394
2025-04-29 04:15:57 [DEBUG] clck_gen.py:102 IND CLOCK 86496
2025-04-29 04:15:58 [DEBUG] clck_gen.py:102 IND CLOCK 86598
2025-04-29 04:15:58 [DEBUG] clck_gen.py:102 IND CLOCK 86700
2025-04-29 04:15:59 [DEBUG] clck_gen.py:102 IND CLOCK 86802
2025-04-29 04:15:59 [DEBUG] clck_gen.py:102 IND CLOCK 86904
2025-04-29 04:16:00 [DEBUG] clck_gen.py:102 IND CLOCK 87006
2025-04-29 04:16:00 [DEBUG] clck_gen.py:102 IND CLOCK 87108
2025-04-29 04:16:01 [DEBUG] clck_gen.py:102 IND CLOCK 87210
2025-04-29 04:16:01 [DEBUG] clck_gen.py:102 IND CLOCK 87312
2025-04-29 04:16:02 [DEBUG] clck_gen.py:102 IND CLOCK 87414
2025-04-29 04:16:02 [DEBUG] clck_gen.py:102 IND CLOCK 87516
2025-04-29 04:16:02 [DEBUG] clck_gen.py:102 IND CLOCK 87618
2025-04-29 04:16:03 [DEBUG] clck_gen.py:102 IND CLOCK 87720
2025-04-29 04:16:03 [DEBUG] clck_gen.py:102 IND CLOCK 87822
2025-04-29 04:16:04 [DEBUG] clck_gen.py:102 IND CLOCK 87924
2025-04-29 04:16:04 [DEBUG] clck_gen.py:102 IND CLOCK 88026
2025-04-29 04:16:05 [DEBUG] clck_gen.py:102 IND CLOCK 88128
2025-04-29 04:16:05 [DEBUG] clck_gen.py:102 IND CLOCK 88230
2025-04-29 04:16:06 [DEBUG] clck_gen.py:102 IND CLOCK 88332
2025-04-29 04:16:06 [DEBUG] clck_gen.py:102 IND CLOCK 88434
2025-04-29 04:16:07 [DEBUG] clck_gen.py:102 IND CLOCK 88536
2025-04-29 04:16:07 [DEBUG] clck_gen.py:102 IND CLOCK 88638
2025-04-29 04:16:08 [DEBUG] clck_gen.py:102 IND CLOCK 88740
2025-04-29 04:16:08 [DEBUG] clck_gen.py:102 IND CLOCK 88842
2025-04-29 04:16:09 [DEBUG] clck_gen.py:102 IND CLOCK 88944
2025-04-29 04:16:09 [DEBUG] clck_gen.py:102 IND CLOCK 89046
2025-04-29 04:16:10 [DEBUG] clck_gen.py:102 IND CLOCK 89148
2025-04-29 04:16:10 [DEBUG] clck_gen.py:102 IND CLOCK 89250
2025-04-29 04:16:11 [DEBUG] clck_gen.py:102 IND CLOCK 89352
2025-04-29 04:16:11 [DEBUG] clck_gen.py:102 IND CLOCK 89454
2025-04-29 04:16:12 [DEBUG] clck_gen.py:102 IND CLOCK 89556
2025-04-29 04:16:12 [DEBUG] clck_gen.py:102 IND CLOCK 89658
2025-04-29 04:16:13 [DEBUG] clck_gen.py:102 IND CLOCK 89760
2025-04-29 04:16:13 [DEBUG] clck_gen.py:102 IND CLOCK 89862
2025-04-29 04:16:14 [DEBUG] clck_gen.py:102 IND CLOCK 89964
2025-04-29 04:16:14 [DEBUG] clck_gen.py:102 IND CLOCK 90066
2025-04-29 04:16:15 [DEBUG] clck_gen.py:102 IND CLOCK 90168
2025-04-29 04:16:15 [DEBUG] clck_gen.py:102 IND CLOCK 90270
2025-04-29 04:16:16 [DEBUG] clck_gen.py:102 IND CLOCK 90372
2025-04-29 04:16:16 [DEBUG] clck_gen.py:102 IND CLOCK 90474
2025-04-29 04:16:17 [DEBUG] clck_gen.py:102 IND CLOCK 90576
2025-04-29 04:16:17 [DEBUG] clck_gen.py:102 IND CLOCK 90678
2025-04-29 04:16:18 [DEBUG] clck_gen.py:102 IND CLOCK 90780
2025-04-29 04:16:18 [DEBUG] clck_gen.py:102 IND CLOCK 90882
2025-04-29 04:16:19 [DEBUG] clck_gen.py:102 IND CLOCK 90984
2025-04-29 04:16:19 [DEBUG] clck_gen.py:102 IND CLOCK 91086
2025-04-29 04:16:20 [DEBUG] clck_gen.py:102 IND CLOCK 91188
2025-04-29 04:16:20 [DEBUG] clck_gen.py:102 IND CLOCK 91290
2025-04-29 04:16:21 [DEBUG] clck_gen.py:102 IND CLOCK 91392
2025-04-29 04:16:21 [DEBUG] clck_gen.py:102 IND CLOCK 91494
2025-04-29 04:16:21 [DEBUG] clck_gen.py:102 IND CLOCK 91596
2025-04-29 04:16:22 [DEBUG] clck_gen.py:102 IND CLOCK 91698
2025-04-29 04:16:22 [DEBUG] clck_gen.py:102 IND CLOCK 91800
2025-04-29 04:16:23 [DEBUG] clck_gen.py:102 IND CLOCK 91902
2025-04-29 04:16:23 [DEBUG] clck_gen.py:102 IND CLOCK 92004
2025-04-29 04:16:24 [DEBUG] clck_gen.py:102 IND CLOCK 92106
2025-04-29 04:16:24 [DEBUG] clck_gen.py:102 IND CLOCK 92208
2025-04-29 04:16:25 [DEBUG] clck_gen.py:102 IND CLOCK 92310
2025-04-29 04:16:25 [DEBUG] clck_gen.py:102 IND CLOCK 92412
2025-04-29 04:16:26 [DEBUG] clck_gen.py:102 IND CLOCK 92514
2025-04-29 04:16:26 [DEBUG] clck_gen.py:102 IND CLOCK 92616
2025-04-29 04:16:27 [DEBUG] clck_gen.py:102 IND CLOCK 92718
2025-04-29 04:16:27 [DEBUG] clck_gen.py:102 IND CLOCK 92820
2025-04-29 04:16:28 [DEBUG] clck_gen.py:102 IND CLOCK 92922
2025-04-29 04:16:28 [DEBUG] clck_gen.py:102 IND CLOCK 93024
2025-04-29 04:16:29 [DEBUG] clck_gen.py:102 IND CLOCK 93126
2025-04-29 04:16:29 [DEBUG] clck_gen.py:102 IND CLOCK 93228
2025-04-29 04:16:30 [DEBUG] clck_gen.py:102 IND CLOCK 93330
2025-04-29 04:16:30 [DEBUG] clck_gen.py:102 IND CLOCK 93432
2025-04-29 04:16:31 [DEBUG] clck_gen.py:102 IND CLOCK 93534
2025-04-29 04:16:31 [DEBUG] clck_gen.py:102 IND CLOCK 93636
2025-04-29 04:16:32 [DEBUG] clck_gen.py:102 IND CLOCK 93738
2025-04-29 04:16:32 [DEBUG] clck_gen.py:102 IND CLOCK 93840
2025-04-29 04:16:33 [DEBUG] clck_gen.py:102 IND CLOCK 93942
2025-04-29 04:16:33 [DEBUG] clck_gen.py:102 IND CLOCK 94044
2025-04-29 04:16:34 [DEBUG] clck_gen.py:102 IND CLOCK 94146
2025-04-29 04:16:34 [DEBUG] clck_gen.py:102 IND CLOCK 94248
2025-04-29 04:16:35 [DEBUG] clck_gen.py:102 IND CLOCK 94350
2025-04-29 04:16:35 [DEBUG] clck_gen.py:102 IND CLOCK 94452
2025-04-29 04:16:36 [DEBUG] clck_gen.py:102 IND CLOCK 94554
2025-04-29 04:16:36 [DEBUG] clck_gen.py:102 IND CLOCK 94656
2025-04-29 04:16:37 [DEBUG] clck_gen.py:102 IND CLOCK 94758
2025-04-29 04:16:37 [DEBUG] clck_gen.py:102 IND CLOCK 94860
2025-04-29 04:16:38 [DEBUG] clck_gen.py:102 IND CLOCK 94962
2025-04-29 04:16:38 [DEBUG] clck_gen.py:102 IND CLOCK 95064
2025-04-29 04:16:39 [DEBUG] clck_gen.py:102 IND CLOCK 95166
2025-04-29 04:16:39 [DEBUG] clck_gen.py:102 IND CLOCK 95268
2025-04-29 04:16:39 [DEBUG] clck_gen.py:102 IND CLOCK 95370
2025-04-29 04:16:40 [DEBUG] clck_gen.py:102 IND CLOCK 95472
2025-04-29 04:16:40 [DEBUG] clck_gen.py:102 IND CLOCK 95574
2025-04-29 04:16:41 [DEBUG] clck_gen.py:102 IND CLOCK 95676
2025-04-29 04:16:41 [DEBUG] clck_gen.py:102 IND CLOCK 95778
2025-04-29 04:16:42 [DEBUG] clck_gen.py:102 IND CLOCK 95880
2025-04-29 04:16:42 [DEBUG] clck_gen.py:102 IND CLOCK 95982
2025-04-29 04:16:43 [DEBUG] clck_gen.py:102 IND CLOCK 96084
2025-04-29 04:16:43 [DEBUG] clck_gen.py:102 IND CLOCK 96186
2025-04-29 04:16:44 [DEBUG] clck_gen.py:102 IND CLOCK 96288
2025-04-29 04:16:44 [DEBUG] clck_gen.py:102 IND CLOCK 96390
2025-04-29 04:16:45 [DEBUG] clck_gen.py:102 IND CLOCK 96492
2025-04-29 04:16:45 [DEBUG] clck_gen.py:102 IND CLOCK 96594
2025-04-29 04:16:46 [DEBUG] clck_gen.py:102 IND CLOCK 96696
2025-04-29 04:16:46 [DEBUG] clck_gen.py:102 IND CLOCK 96798
2025-04-29 04:16:47 [DEBUG] clck_gen.py:102 IND CLOCK 96900
2025-04-29 04:16:47 [DEBUG] clck_gen.py:102 IND CLOCK 97002
2025-04-29 04:16:48 [DEBUG] clck_gen.py:102 IND CLOCK 97104
2025-04-29 04:16:48 [DEBUG] clck_gen.py:102 IND CLOCK 97206
2025-04-29 04:16:49 [DEBUG] clck_gen.py:102 IND CLOCK 97308
2025-04-29 04:16:49 [DEBUG] clck_gen.py:102 IND CLOCK 97410
2025-04-29 04:16:50 [DEBUG] clck_gen.py:102 IND CLOCK 97512
2025-04-29 04:16:50 [DEBUG] clck_gen.py:102 IND CLOCK 97614
2025-04-29 04:16:51 [DEBUG] clck_gen.py:102 IND CLOCK 97716
2025-04-29 04:16:51 [DEBUG] clck_gen.py:102 IND CLOCK 97818
2025-04-29 04:16:52 [DEBUG] clck_gen.py:102 IND CLOCK 97920
2025-04-29 04:16:52 [DEBUG] clck_gen.py:102 IND CLOCK 98022
2025-04-29 04:16:53 [DEBUG] clck_gen.py:102 IND CLOCK 98124
2025-04-29 04:16:53 [DEBUG] clck_gen.py:102 IND CLOCK 98226
2025-04-29 04:16:54 [DEBUG] clck_gen.py:102 IND CLOCK 98328
2025-04-29 04:16:54 [DEBUG] clck_gen.py:102 IND CLOCK 98430
2025-04-29 04:16:55 [DEBUG] clck_gen.py:102 IND CLOCK 98532
2025-04-29 04:16:55 [DEBUG] clck_gen.py:102 IND CLOCK 98634
2025-04-29 04:16:56 [DEBUG] clck_gen.py:102 IND CLOCK 98736
2025-04-29 04:16:56 [DEBUG] clck_gen.py:102 IND CLOCK 98838
2025-04-29 04:16:56 [DEBUG] clck_gen.py:102 IND CLOCK 98940
2025-04-29 04:16:57 [DEBUG] clck_gen.py:102 IND CLOCK 99042
2025-04-29 04:16:57 [DEBUG] clck_gen.py:102 IND CLOCK 99144
2025-04-29 04:16:58 [DEBUG] clck_gen.py:102 IND CLOCK 99246
2025-04-29 04:16:58 [DEBUG] clck_gen.py:102 IND CLOCK 99348
2025-04-29 04:16:59 [DEBUG] clck_gen.py:102 IND CLOCK 99450
2025-04-29 04:16:59 [DEBUG] clck_gen.py:102 IND CLOCK 99552
2025-04-29 04:17:00 [DEBUG] clck_gen.py:102 IND CLOCK 99654
2025-04-29 04:17:00 [DEBUG] clck_gen.py:102 IND CLOCK 99756
2025-04-29 04:17:01 [DEBUG] clck_gen.py:102 IND CLOCK 99858
2025-04-29 04:17:01 [DEBUG] clck_gen.py:102 IND CLOCK 99960
2025-04-29 04:17:02 [DEBUG] clck_gen.py:102 IND CLOCK 100062
2025-04-29 04:17:02 [DEBUG] clck_gen.py:102 IND CLOCK 100164
2025-04-29 04:17:03 [DEBUG] clck_gen.py:102 IND CLOCK 100266
2025-04-29 04:17:03 [DEBUG] clck_gen.py:102 IND CLOCK 100368
2025-04-29 04:17:04 [DEBUG] clck_gen.py:102 IND CLOCK 100470
2025-04-29 04:17:04 [DEBUG] clck_gen.py:102 IND CLOCK 100572
2025-04-29 04:17:05 [DEBUG] clck_gen.py:102 IND CLOCK 100674
2025-04-29 04:17:05 [DEBUG] clck_gen.py:102 IND CLOCK 100776
2025-04-29 04:17:06 [DEBUG] clck_gen.py:102 IND CLOCK 100878
2025-04-29 04:17:06 [DEBUG] clck_gen.py:102 IND CLOCK 100980
2025-04-29 04:17:07 [DEBUG] clck_gen.py:102 IND CLOCK 101082
2025-04-29 04:17:07 [DEBUG] clck_gen.py:102 IND CLOCK 101184
2025-04-29 04:17:08 [DEBUG] clck_gen.py:102 IND CLOCK 101286
2025-04-29 04:17:08 [DEBUG] clck_gen.py:102 IND CLOCK 101388
2025-04-29 04:17:09 [DEBUG] clck_gen.py:102 IND CLOCK 101490
2025-04-29 04:17:09 [DEBUG] clck_gen.py:102 IND CLOCK 101592
2025-04-29 04:17:10 [DEBUG] clck_gen.py:102 IND CLOCK 101694
2025-04-29 04:17:10 [DEBUG] clck_gen.py:102 IND CLOCK 101796
2025-04-29 04:17:11 [DEBUG] clck_gen.py:102 IND CLOCK 101898
2025-04-29 04:17:11 [DEBUG] clck_gen.py:102 IND CLOCK 102000
2025-04-29 04:17:12 [DEBUG] clck_gen.py:102 IND CLOCK 102102
2025-04-29 04:17:12 [DEBUG] clck_gen.py:102 IND CLOCK 102204
2025-04-29 04:17:13 [DEBUG] clck_gen.py:102 IND CLOCK 102306
2025-04-29 04:17:13 [DEBUG] clck_gen.py:102 IND CLOCK 102408
2025-04-29 04:17:13 [DEBUG] clck_gen.py:102 IND CLOCK 102510
2025-04-29 04:17:14 [DEBUG] clck_gen.py:102 IND CLOCK 102612
2025-04-29 04:17:14 [DEBUG] clck_gen.py:102 IND CLOCK 102714
2025-04-29 04:17:15 [DEBUG] clck_gen.py:102 IND CLOCK 102816
2025-04-29 04:17:15 [DEBUG] clck_gen.py:102 IND CLOCK 102918
2025-04-29 04:17:16 [DEBUG] clck_gen.py:102 IND CLOCK 103020
2025-04-29 04:17:16 [DEBUG] clck_gen.py:102 IND CLOCK 103122
2025-04-29 04:17:17 [DEBUG] clck_gen.py:102 IND CLOCK 103224
2025-04-29 04:17:17 [DEBUG] clck_gen.py:102 IND CLOCK 103326
2025-04-29 04:17:18 [DEBUG] clck_gen.py:102 IND CLOCK 103428
2025-04-29 04:17:18 [DEBUG] clck_gen.py:102 IND CLOCK 103530
2025-04-29 04:17:19 [DEBUG] clck_gen.py:102 IND CLOCK 103632
2025-04-29 04:17:19 [DEBUG] clck_gen.py:102 IND CLOCK 103734
2025-04-29 04:17:20 [DEBUG] clck_gen.py:102 IND CLOCK 103836
2025-04-29 04:17:20 [DEBUG] clck_gen.py:102 IND CLOCK 103938
2025-04-29 04:17:21 [DEBUG] clck_gen.py:102 IND CLOCK 104040
2025-04-29 04:17:21 [DEBUG] clck_gen.py:102 IND CLOCK 104142
2025-04-29 04:17:22 [DEBUG] clck_gen.py:102 IND CLOCK 104244
2025-04-29 04:17:22 [DEBUG] clck_gen.py:102 IND CLOCK 104346
2025-04-29 04:17:22 [DEBUG] clck_gen.py:102 IND CLOCK 104448
2025-04-29 04:17:23 [DEBUG] clck_gen.py:102 IND CLOCK 104550
2025-04-29 04:17:23 [DEBUG] clck_gen.py:102 IND CLOCK 104652
2025-04-29 04:17:24 [DEBUG] clck_gen.py:102 IND CLOCK 104754
2025-04-29 04:17:24 [DEBUG] clck_gen.py:102 IND CLOCK 104856
2025-04-29 04:17:25 [DEBUG] clck_gen.py:102 IND CLOCK 104958
2025-04-29 04:17:25 [DEBUG] clck_gen.py:102 IND CLOCK 105060
2025-04-29 04:17:26 [DEBUG] clck_gen.py:102 IND CLOCK 105162
2025-04-29 04:17:26 [DEBUG] clck_gen.py:102 IND CLOCK 105264
2025-04-29 04:17:27 [DEBUG] clck_gen.py:102 IND CLOCK 105366
2025-04-29 04:17:27 [DEBUG] clck_gen.py:102 IND CLOCK 105468
2025-04-29 04:17:28 [DEBUG] clck_gen.py:102 IND CLOCK 105570
2025-04-29 04:17:28 [DEBUG] clck_gen.py:102 IND CLOCK 105672
2025-04-29 04:17:29 [DEBUG] clck_gen.py:102 IND CLOCK 105774
2025-04-29 04:17:29 [DEBUG] clck_gen.py:102 IND CLOCK 105876
2025-04-29 04:17:30 [DEBUG] clck_gen.py:102 IND CLOCK 105978
2025-04-29 04:17:30 [DEBUG] clck_gen.py:102 IND CLOCK 106080
2025-04-29 04:17:31 [DEBUG] clck_gen.py:102 IND CLOCK 106182
2025-04-29 04:17:31 [DEBUG] clck_gen.py:102 IND CLOCK 106284
2025-04-29 04:17:31 [DEBUG] clck_gen.py:102 IND CLOCK 106386
2025-04-29 04:17:32 [DEBUG] clck_gen.py:102 IND CLOCK 106488
2025-04-29 04:17:32 [DEBUG] clck_gen.py:102 IND CLOCK 106590
2025-04-29 04:17:33 [DEBUG] clck_gen.py:102 IND CLOCK 106692
2025-04-29 04:17:33 [DEBUG] clck_gen.py:102 IND CLOCK 106794
2025-04-29 04:17:34 [DEBUG] clck_gen.py:102 IND CLOCK 106896
2025-04-29 04:17:34 [DEBUG] clck_gen.py:102 IND CLOCK 106998
2025-04-29 04:17:35 [DEBUG] clck_gen.py:102 IND CLOCK 107100
2025-04-29 04:17:35 [DEBUG] clck_gen.py:102 IND CLOCK 107202
2025-04-29 04:17:36 [DEBUG] clck_gen.py:102 IND CLOCK 107304
2025-04-29 04:17:36 [DEBUG] clck_gen.py:102 IND CLOCK 107406
2025-04-29 04:17:37 [DEBUG] clck_gen.py:102 IND CLOCK 107508
2025-04-29 04:17:37 [DEBUG] clck_gen.py:102 IND CLOCK 107610
2025-04-29 04:17:38 [DEBUG] clck_gen.py:102 IND CLOCK 107712
2025-04-29 04:17:38 [DEBUG] clck_gen.py:102 IND CLOCK 107814
2025-04-29 04:17:39 [DEBUG] clck_gen.py:102 IND CLOCK 107916
2025-04-29 04:17:39 [DEBUG] clck_gen.py:102 IND CLOCK 108018
2025-04-29 04:17:39 [DEBUG] clck_gen.py:102 IND CLOCK 108120
2025-04-29 04:17:40 [DEBUG] clck_gen.py:102 IND CLOCK 108222
2025-04-29 04:17:40 [DEBUG] clck_gen.py:102 IND CLOCK 108324
2025-04-29 04:17:41 [DEBUG] clck_gen.py:102 IND CLOCK 108426
2025-04-29 04:17:41 [DEBUG] clck_gen.py:102 IND CLOCK 108528
2025-04-29 04:17:42 [DEBUG] clck_gen.py:102 IND CLOCK 108630
2025-04-29 04:17:42 [DEBUG] clck_gen.py:102 IND CLOCK 108732
2025-04-29 04:17:43 [DEBUG] clck_gen.py:102 IND CLOCK 108834
2025-04-29 04:17:43 [DEBUG] clck_gen.py:102 IND CLOCK 108936
2025-04-29 04:17:44 [DEBUG] clck_gen.py:102 IND CLOCK 109038
2025-04-29 04:17:44 [DEBUG] clck_gen.py:102 IND CLOCK 109140
2025-04-29 04:17:45 [DEBUG] clck_gen.py:102 IND CLOCK 109242
2025-04-29 04:17:45 [DEBUG] clck_gen.py:102 IND CLOCK 109344
2025-04-29 04:17:46 [DEBUG] clck_gen.py:102 IND CLOCK 109446
2025-04-29 04:17:46 [DEBUG] clck_gen.py:102 IND CLOCK 109548
2025-04-29 04:17:47 [DEBUG] clck_gen.py:102 IND CLOCK 109650
2025-04-29 04:17:47 [DEBUG] clck_gen.py:102 IND CLOCK 109752
2025-04-29 04:17:48 [DEBUG] clck_gen.py:102 IND CLOCK 109854
2025-04-29 04:17:48 [DEBUG] clck_gen.py:102 IND CLOCK 109956
2025-04-29 04:17:48 [DEBUG] clck_gen.py:102 IND CLOCK 110058
2025-04-29 04:17:49 [DEBUG] clck_gen.py:102 IND CLOCK 110160
2025-04-29 04:17:49 [DEBUG] clck_gen.py:102 IND CLOCK 110262
2025-04-29 04:17:50 [DEBUG] clck_gen.py:102 IND CLOCK 110364
2025-04-29 04:17:50 [DEBUG] clck_gen.py:102 IND CLOCK 110466
2025-04-29 04:17:51 [DEBUG] clck_gen.py:102 IND CLOCK 110568
2025-04-29 04:17:51 [DEBUG] clck_gen.py:102 IND CLOCK 110670
2025-04-29 04:17:52 [DEBUG] clck_gen.py:102 IND CLOCK 110772
2025-04-29 04:17:52 [DEBUG] clck_gen.py:102 IND CLOCK 110874
2025-04-29 04:17:53 [DEBUG] clck_gen.py:102 IND CLOCK 110976
2025-04-29 04:17:53 [DEBUG] clck_gen.py:102 IND CLOCK 111078
2025-04-29 04:17:54 [DEBUG] clck_gen.py:102 IND CLOCK 111180
2025-04-29 04:17:54 [DEBUG] clck_gen.py:102 IND CLOCK 111282
2025-04-29 04:17:55 [DEBUG] clck_gen.py:102 IND CLOCK 111384
2025-04-29 04:17:55 [DEBUG] clck_gen.py:102 IND CLOCK 111486
2025-04-29 04:17:56 [DEBUG] clck_gen.py:102 IND CLOCK 111588
2025-04-29 04:17:56 [DEBUG] clck_gen.py:102 IND CLOCK 111690
2025-04-29 04:17:56 [DEBUG] clck_gen.py:102 IND CLOCK 111792
2025-04-29 04:17:57 [DEBUG] clck_gen.py:102 IND CLOCK 111894
2025-04-29 04:17:57 [DEBUG] clck_gen.py:102 IND CLOCK 111996
2025-04-29 04:17:58 [DEBUG] clck_gen.py:102 IND CLOCK 112098
2025-04-29 04:17:58 [DEBUG] clck_gen.py:102 IND CLOCK 112200
2025-04-29 04:17:59 [DEBUG] clck_gen.py:102 IND CLOCK 112302
2025-04-29 04:17:59 [DEBUG] clck_gen.py:102 IND CLOCK 112404
2025-04-29 04:18:00 [DEBUG] clck_gen.py:102 IND CLOCK 112506
2025-04-29 04:18:00 [DEBUG] clck_gen.py:102 IND CLOCK 112608
2025-04-29 04:18:01 [DEBUG] clck_gen.py:102 IND CLOCK 112710
2025-04-29 04:18:01 [DEBUG] clck_gen.py:102 IND CLOCK 112812
2025-04-29 04:18:02 [DEBUG] clck_gen.py:102 IND CLOCK 112914
2025-04-29 04:18:02 [DEBUG] clck_gen.py:102 IND CLOCK 113016
2025-04-29 04:18:03 [DEBUG] clck_gen.py:102 IND CLOCK 113118
2025-04-29 04:18:03 [DEBUG] clck_gen.py:102 IND CLOCK 113220
2025-04-29 04:18:04 [DEBUG] clck_gen.py:102 IND CLOCK 113322
2025-04-29 04:18:04 [DEBUG] clck_gen.py:102 IND CLOCK 113424
2025-04-29 04:18:05 [DEBUG] clck_gen.py:102 IND CLOCK 113526
2025-04-29 04:18:05 [DEBUG] clck_gen.py:102 IND CLOCK 113628
2025-04-29 04:18:05 [DEBUG] clck_gen.py:102 IND CLOCK 113730
2025-04-29 04:18:06 [DEBUG] clck_gen.py:102 IND CLOCK 113832
2025-04-29 04:18:06 [DEBUG] clck_gen.py:102 IND CLOCK 113934
2025-04-29 04:18:07 [DEBUG] clck_gen.py:102 IND CLOCK 114036
2025-04-29 04:18:07 [DEBUG] clck_gen.py:102 IND CLOCK 114138
2025-04-29 04:18:08 [DEBUG] clck_gen.py:102 IND CLOCK 114240
2025-04-29 04:18:08 [DEBUG] clck_gen.py:102 IND CLOCK 114342
2025-04-29 04:18:09 [DEBUG] clck_gen.py:102 IND CLOCK 114444
2025-04-29 04:18:09 [DEBUG] clck_gen.py:102 IND CLOCK 114546
2025-04-29 04:18:10 [DEBUG] clck_gen.py:102 IND CLOCK 114648
2025-04-29 04:18:10 [DEBUG] clck_gen.py:102 IND CLOCK 114750
2025-04-29 04:18:11 [DEBUG] clck_gen.py:102 IND CLOCK 114852
2025-04-29 04:18:11 [DEBUG] clck_gen.py:102 IND CLOCK 114954
2025-04-29 04:18:12 [DEBUG] clck_gen.py:102 IND CLOCK 115056
2025-04-29 04:18:12 [DEBUG] clck_gen.py:102 IND CLOCK 115158
2025-04-29 04:18:13 [DEBUG] clck_gen.py:102 IND CLOCK 115260
2025-04-29 04:18:13 [DEBUG] clck_gen.py:102 IND CLOCK 115362
2025-04-29 04:18:14 [DEBUG] clck_gen.py:102 IND CLOCK 115464
2025-04-29 04:18:14 [DEBUG] clck_gen.py:102 IND CLOCK 115566
2025-04-29 04:18:14 [DEBUG] clck_gen.py:102 IND CLOCK 115668
2025-04-29 04:18:15 [DEBUG] clck_gen.py:102 IND CLOCK 115770
2025-04-29 04:18:15 [DEBUG] clck_gen.py:102 IND CLOCK 115872
2025-04-29 04:18:16 [DEBUG] clck_gen.py:102 IND CLOCK 115974
2025-04-29 04:18:16 [DEBUG] clck_gen.py:102 IND CLOCK 116076
2025-04-29 04:18:17 [DEBUG] clck_gen.py:102 IND CLOCK 116178
2025-04-29 04:18:17 [DEBUG] clck_gen.py:102 IND CLOCK 116280
2025-04-29 04:18:18 [DEBUG] clck_gen.py:102 IND CLOCK 116382
2025-04-29 04:18:18 [DEBUG] clck_gen.py:102 IND CLOCK 116484
2025-04-29 04:18:19 [DEBUG] clck_gen.py:102 IND CLOCK 116586
2025-04-29 04:18:19 [DEBUG] clck_gen.py:102 IND CLOCK 116688
2025-04-29 04:18:20 [DEBUG] clck_gen.py:102 IND CLOCK 116790
2025-04-29 04:18:20 [DEBUG] clck_gen.py:102 IND CLOCK 116892
2025-04-29 04:18:21 [DEBUG] clck_gen.py:102 IND CLOCK 116994
2025-04-29 04:18:21 [DEBUG] clck_gen.py:102 IND CLOCK 117096
2025-04-29 04:18:22 [DEBUG] clck_gen.py:102 IND CLOCK 117198
2025-04-29 04:18:22 [DEBUG] clck_gen.py:102 IND CLOCK 117300
2025-04-29 04:18:23 [DEBUG] clck_gen.py:102 IND CLOCK 117402
2025-04-29 04:18:23 [DEBUG] clck_gen.py:102 IND CLOCK 117504
2025-04-29 04:18:24 [DEBUG] clck_gen.py:102 IND CLOCK 117606
2025-04-29 04:18:24 [DEBUG] clck_gen.py:102 IND CLOCK 117708
2025-04-29 04:18:24 [DEBUG] clck_gen.py:102 IND CLOCK 117810
2025-04-29 04:18:25 [DEBUG] clck_gen.py:102 IND CLOCK 117912
2025-04-29 04:18:25 [DEBUG] clck_gen.py:102 IND CLOCK 118014
2025-04-29 04:18:26 [DEBUG] clck_gen.py:102 IND CLOCK 118116
2025-04-29 04:18:26 [DEBUG] clck_gen.py:102 IND CLOCK 118218
2025-04-29 04:18:27 [DEBUG] clck_gen.py:102 IND CLOCK 118320
2025-04-29 04:18:27 [DEBUG] clck_gen.py:102 IND CLOCK 118422
2025-04-29 04:18:28 [DEBUG] clck_gen.py:102 IND CLOCK 118524
2025-04-29 04:18:28 [DEBUG] clck_gen.py:102 IND CLOCK 118626
2025-04-29 04:18:29 [DEBUG] clck_gen.py:102 IND CLOCK 118728
2025-04-29 04:18:29 [DEBUG] clck_gen.py:102 IND CLOCK 118830
2025-04-29 04:18:30 [DEBUG] clck_gen.py:102 IND CLOCK 118932
2025-04-29 04:18:30 [DEBUG] clck_gen.py:102 IND CLOCK 119034
2025-04-29 04:18:31 [DEBUG] clck_gen.py:102 IND CLOCK 119136
2025-04-29 04:18:31 [DEBUG] clck_gen.py:102 IND CLOCK 119238
2025-04-29 04:18:32 [DEBUG] clck_gen.py:102 IND CLOCK 119340
2025-04-29 04:18:32 [DEBUG] clck_gen.py:102 IND CLOCK 119442
2025-04-29 04:18:33 [DEBUG] clck_gen.py:102 IND CLOCK 119544
2025-04-29 04:18:33 [DEBUG] clck_gen.py:102 IND CLOCK 119646
2025-04-29 04:18:34 [DEBUG] clck_gen.py:102 IND CLOCK 119748
2025-04-29 04:18:34 [DEBUG] clck_gen.py:102 IND CLOCK 119850
2025-04-29 04:18:35 [DEBUG] clck_gen.py:102 IND CLOCK 119952
2025-04-29 04:18:35 [DEBUG] clck_gen.py:102 IND CLOCK 120054
2025-04-29 04:18:36 [DEBUG] clck_gen.py:102 IND CLOCK 120156
2025-04-29 04:18:36 [DEBUG] clck_gen.py:102 IND CLOCK 120258
2025-04-29 04:18:37 [DEBUG] clck_gen.py:102 IND CLOCK 120360
2025-04-29 04:18:37 [DEBUG] clck_gen.py:102 IND CLOCK 120462
2025-04-29 04:18:38 [DEBUG] clck_gen.py:102 IND CLOCK 120564
2025-04-29 04:18:38 [DEBUG] clck_gen.py:102 IND CLOCK 120666
2025-04-29 04:18:39 [DEBUG] clck_gen.py:102 IND CLOCK 120768
2025-04-29 04:18:39 [DEBUG] clck_gen.py:102 IND CLOCK 120870
2025-04-29 04:18:40 [DEBUG] clck_gen.py:102 IND CLOCK 120972
2025-04-29 04:18:40 [DEBUG] clck_gen.py:102 IND CLOCK 121074
2025-04-29 04:18:41 [DEBUG] clck_gen.py:102 IND CLOCK 121176
2025-04-29 04:18:41 [DEBUG] clck_gen.py:102 IND CLOCK 121278
2025-04-29 04:18:42 [DEBUG] clck_gen.py:102 IND CLOCK 121380
2025-04-29 04:18:42 [DEBUG] clck_gen.py:102 IND CLOCK 121482
2025-04-29 04:18:43 [DEBUG] clck_gen.py:102 IND CLOCK 121584
2025-04-29 04:18:43 [DEBUG] clck_gen.py:102 IND CLOCK 121686
2025-04-29 04:18:43 [DEBUG] clck_gen.py:102 IND CLOCK 121788
2025-04-29 04:18:44 [DEBUG] clck_gen.py:102 IND CLOCK 121890
2025-04-29 04:18:44 [DEBUG] clck_gen.py:102 IND CLOCK 121992
2025-04-29 04:18:45 [DEBUG] clck_gen.py:102 IND CLOCK 122094
2025-04-29 04:18:45 [DEBUG] clck_gen.py:102 IND CLOCK 122196
2025-04-29 04:18:46 [DEBUG] clck_gen.py:102 IND CLOCK 122298
2025-04-29 04:18:46 [DEBUG] clck_gen.py:102 IND CLOCK 122400
2025-04-29 04:18:47 [DEBUG] clck_gen.py:102 IND CLOCK 122502
2025-04-29 04:18:47 [DEBUG] clck_gen.py:102 IND CLOCK 122604
2025-04-29 04:18:48 [DEBUG] clck_gen.py:102 IND CLOCK 122706
2025-04-29 04:18:48 [DEBUG] clck_gen.py:102 IND CLOCK 122808
2025-04-29 04:18:49 [DEBUG] clck_gen.py:102 IND CLOCK 122910
2025-04-29 04:18:49 [DEBUG] clck_gen.py:102 IND CLOCK 123012
2025-04-29 04:18:50 [DEBUG] clck_gen.py:102 IND CLOCK 123114
2025-04-29 04:18:50 [DEBUG] clck_gen.py:102 IND CLOCK 123216
2025-04-29 04:18:51 [DEBUG] clck_gen.py:102 IND CLOCK 123318
2025-04-29 04:18:51 [DEBUG] clck_gen.py:102 IND CLOCK 123420
2025-04-29 04:18:52 [DEBUG] clck_gen.py:102 IND CLOCK 123522
2025-04-29 04:18:52 [DEBUG] clck_gen.py:102 IND CLOCK 123624
2025-04-29 04:18:53 [DEBUG] clck_gen.py:102 IND CLOCK 123726
2025-04-29 04:18:53 [DEBUG] clck_gen.py:102 IND CLOCK 123828
2025-04-29 04:18:54 [DEBUG] clck_gen.py:102 IND CLOCK 123930
2025-04-29 04:18:54 [DEBUG] clck_gen.py:102 IND CLOCK 124032
2025-04-29 04:18:55 [DEBUG] clck_gen.py:102 IND CLOCK 124134
2025-04-29 04:18:55 [DEBUG] clck_gen.py:102 IND CLOCK 124236
2025-04-29 04:18:56 [DEBUG] clck_gen.py:102 IND CLOCK 124338
2025-04-29 04:18:56 [DEBUG] clck_gen.py:102 IND CLOCK 124440
2025-04-29 04:18:57 [DEBUG] clck_gen.py:102 IND CLOCK 124542
2025-04-29 04:18:57 [DEBUG] clck_gen.py:102 IND CLOCK 124644
2025-04-29 04:18:58 [DEBUG] clck_gen.py:102 IND CLOCK 124746
2025-04-29 04:18:58 [DEBUG] clck_gen.py:102 IND CLOCK 124848
2025-04-29 04:18:59 [DEBUG] clck_gen.py:102 IND CLOCK 124950
2025-04-29 04:18:59 [DEBUG] clck_gen.py:102 IND CLOCK 125052
2025-04-29 04:19:00 [DEBUG] clck_gen.py:102 IND CLOCK 125154
2025-04-29 04:19:00 [DEBUG] clck_gen.py:102 IND CLOCK 125256
2025-04-29 04:19:00 [DEBUG] clck_gen.py:102 IND CLOCK 125358
2025-04-29 04:19:01 [DEBUG] clck_gen.py:102 IND CLOCK 125460
2025-04-29 04:19:01 [DEBUG] clck_gen.py:102 IND CLOCK 125562
2025-04-29 04:19:02 [DEBUG] clck_gen.py:102 IND CLOCK 125664
2025-04-29 04:19:02 [DEBUG] clck_gen.py:102 IND CLOCK 125766
2025-04-29 04:19:03 [DEBUG] clck_gen.py:102 IND CLOCK 125868
2025-04-29 04:19:03 [DEBUG] clck_gen.py:102 IND CLOCK 125970
2025-04-29 04:19:04 [DEBUG] clck_gen.py:102 IND CLOCK 126072
2025-04-29 04:19:04 [DEBUG] clck_gen.py:102 IND CLOCK 126174
2025-04-29 04:19:05 [DEBUG] clck_gen.py:102 IND CLOCK 126276
2025-04-29 04:19:05 [DEBUG] clck_gen.py:102 IND CLOCK 126378
2025-04-29 04:19:06 [DEBUG] clck_gen.py:102 IND CLOCK 126480
2025-04-29 04:19:06 [DEBUG] clck_gen.py:102 IND CLOCK 126582
2025-04-29 04:19:07 [DEBUG] clck_gen.py:102 IND CLOCK 126684
2025-04-29 04:19:07 [DEBUG] clck_gen.py:102 IND CLOCK 126786
2025-04-29 04:19:08 [DEBUG] clck_gen.py:102 IND CLOCK 126888
2025-04-29 04:19:08 [DEBUG] clck_gen.py:102 IND CLOCK 126990
2025-04-29 04:19:09 [DEBUG] clck_gen.py:102 IND CLOCK 127092
2025-04-29 04:19:09 [DEBUG] clck_gen.py:102 IND CLOCK 127194
2025-04-29 04:19:10 [DEBUG] clck_gen.py:102 IND CLOCK 127296
2025-04-29 04:19:10 [DEBUG] clck_gen.py:102 IND CLOCK 127398
2025-04-29 04:19:11 [DEBUG] clck_gen.py:102 IND CLOCK 127500
2025-04-29 04:19:11 [DEBUG] clck_gen.py:102 IND CLOCK 127602
2025-04-29 04:19:12 [DEBUG] clck_gen.py:102 IND CLOCK 127704
2025-04-29 04:19:12 [DEBUG] clck_gen.py:102 IND CLOCK 127806
2025-04-29 04:19:13 [DEBUG] clck_gen.py:102 IND CLOCK 127908
2025-04-29 04:19:13 [DEBUG] clck_gen.py:102 IND CLOCK 128010
2025-04-29 04:19:14 [DEBUG] clck_gen.py:102 IND CLOCK 128112
2025-04-29 04:19:14 [DEBUG] clck_gen.py:102 IND CLOCK 128214
2025-04-29 04:19:15 [DEBUG] clck_gen.py:102 IND CLOCK 128316
2025-04-29 04:19:15 [DEBUG] clck_gen.py:102 IND CLOCK 128418
2025-04-29 04:19:16 [DEBUG] clck_gen.py:102 IND CLOCK 128520
2025-04-29 04:19:16 [DEBUG] clck_gen.py:102 IND CLOCK 128622
2025-04-29 04:19:17 [DEBUG] clck_gen.py:102 IND CLOCK 128724
2025-04-29 04:19:17 [DEBUG] clck_gen.py:102 IND CLOCK 128826
2025-04-29 04:19:17 [DEBUG] clck_gen.py:102 IND CLOCK 128928
2025-04-29 04:19:18 [DEBUG] clck_gen.py:102 IND CLOCK 129030
2025-04-29 04:19:18 [DEBUG] clck_gen.py:102 IND CLOCK 129132
2025-04-29 04:19:19 [DEBUG] clck_gen.py:102 IND CLOCK 129234
2025-04-29 04:19:19 [DEBUG] clck_gen.py:102 IND CLOCK 129336
2025-04-29 04:19:20 [DEBUG] clck_gen.py:102 IND CLOCK 129438
2025-04-29 04:19:20 [DEBUG] clck_gen.py:102 IND CLOCK 129540
2025-04-29 04:19:21 [DEBUG] clck_gen.py:102 IND CLOCK 129642
2025-04-29 04:19:21 [DEBUG] clck_gen.py:102 IND CLOCK 129744
2025-04-29 04:19:22 [DEBUG] clck_gen.py:102 IND CLOCK 129846
2025-04-29 04:19:22 [DEBUG] clck_gen.py:102 IND CLOCK 129948
2025-04-29 04:19:23 [DEBUG] clck_gen.py:102 IND CLOCK 130050
2025-04-29 04:19:23 [DEBUG] clck_gen.py:102 IND CLOCK 130152
2025-04-29 04:19:24 [DEBUG] clck_gen.py:102 IND CLOCK 130254
2025-04-29 04:19:24 [DEBUG] clck_gen.py:102 IND CLOCK 130356
2025-04-29 04:19:25 [DEBUG] clck_gen.py:102 IND CLOCK 130458
2025-04-29 04:19:25 [DEBUG] clck_gen.py:102 IND CLOCK 130560
2025-04-29 04:19:26 [DEBUG] clck_gen.py:102 IND CLOCK 130662
2025-04-29 04:19:26 [DEBUG] clck_gen.py:102 IND CLOCK 130764
2025-04-29 04:19:27 [DEBUG] clck_gen.py:102 IND CLOCK 130866
2025-04-29 04:19:27 [DEBUG] clck_gen.py:102 IND CLOCK 130968
2025-04-29 04:19:28 [DEBUG] clck_gen.py:102 IND CLOCK 131070
2025-04-29 04:19:28 [DEBUG] clck_gen.py:102 IND CLOCK 131172
2025-04-29 04:19:29 [DEBUG] clck_gen.py:102 IND CLOCK 131274
2025-04-29 04:19:29 [DEBUG] clck_gen.py:102 IND CLOCK 131376
2025-04-29 04:19:30 [DEBUG] clck_gen.py:102 IND CLOCK 131478
2025-04-29 04:19:30 [DEBUG] clck_gen.py:102 IND CLOCK 131580
2025-04-29 04:19:31 [DEBUG] clck_gen.py:102 IND CLOCK 131682
2025-04-29 04:19:31 [DEBUG] clck_gen.py:102 IND CLOCK 131784
2025-04-29 04:19:32 [DEBUG] clck_gen.py:102 IND CLOCK 131886
2025-04-29 04:19:32 [DEBUG] clck_gen.py:102 IND CLOCK 131988
2025-04-29 04:19:33 [DEBUG] clck_gen.py:102 IND CLOCK 132090
2025-04-29 04:19:33 [DEBUG] clck_gen.py:102 IND CLOCK 132192
2025-04-29 04:19:34 [DEBUG] clck_gen.py:102 IND CLOCK 132294
2025-04-29 04:19:34 [DEBUG] clck_gen.py:102 IND CLOCK 132396
2025-04-29 04:19:34 [DEBUG] clck_gen.py:102 IND CLOCK 132498
2025-04-29 04:19:35 [DEBUG] clck_gen.py:102 IND CLOCK 132600
2025-04-29 04:19:35 [DEBUG] clck_gen.py:102 IND CLOCK 132702
2025-04-29 04:19:36 [DEBUG] clck_gen.py:102 IND CLOCK 132804
2025-04-29 04:19:36 [DEBUG] clck_gen.py:102 IND CLOCK 132906
2025-04-29 04:19:37 [DEBUG] clck_gen.py:102 IND CLOCK 133008
2025-04-29 04:19:37 [DEBUG] clck_gen.py:102 IND CLOCK 133110
2025-04-29 04:19:38 [DEBUG] clck_gen.py:102 IND CLOCK 133212
2025-04-29 04:19:38 [DEBUG] clck_gen.py:102 IND CLOCK 133314
2025-04-29 04:19:39 [DEBUG] clck_gen.py:102 IND CLOCK 133416
2025-04-29 04:19:39 [DEBUG] clck_gen.py:102 IND CLOCK 133518
2025-04-29 04:19:40 [DEBUG] clck_gen.py:102 IND CLOCK 133620
2025-04-29 04:19:40 [DEBUG] clck_gen.py:102 IND CLOCK 133722
2025-04-29 04:19:41 [DEBUG] clck_gen.py:102 IND CLOCK 133824
2025-04-29 04:19:41 [DEBUG] clck_gen.py:102 IND CLOCK 133926
2025-04-29 04:19:42 [DEBUG] clck_gen.py:102 IND CLOCK 134028
2025-04-29 04:19:42 [DEBUG] clck_gen.py:102 IND CLOCK 134130
2025-04-29 04:19:43 [DEBUG] clck_gen.py:102 IND CLOCK 134232
2025-04-29 04:19:43 [DEBUG] clck_gen.py:102 IND CLOCK 134334
2025-04-29 04:19:44 [DEBUG] clck_gen.py:102 IND CLOCK 134436
2025-04-29 04:19:44 [DEBUG] clck_gen.py:102 IND CLOCK 134538
2025-04-29 04:19:45 [DEBUG] clck_gen.py:102 IND CLOCK 134640
2025-04-29 04:19:45 [DEBUG] clck_gen.py:102 IND CLOCK 134742
2025-04-29 04:19:46 [DEBUG] clck_gen.py:102 IND CLOCK 134844
2025-04-29 04:19:46 [DEBUG] clck_gen.py:102 IND CLOCK 134946
2025-04-29 04:19:46 [DEBUG] clck_gen.py:102 IND CLOCK 135048
2025-04-29 04:19:47 [DEBUG] clck_gen.py:102 IND CLOCK 135150
2025-04-29 04:19:47 [DEBUG] clck_gen.py:102 IND CLOCK 135252
2025-04-29 04:19:48 [DEBUG] clck_gen.py:102 IND CLOCK 135354
2025-04-29 04:19:48 [DEBUG] clck_gen.py:102 IND CLOCK 135456
2025-04-29 04:19:49 [DEBUG] clck_gen.py:102 IND CLOCK 135558
2025-04-29 04:19:49 [DEBUG] clck_gen.py:102 IND CLOCK 135660
2025-04-29 04:19:50 [DEBUG] clck_gen.py:102 IND CLOCK 135762
2025-04-29 04:19:50 [DEBUG] clck_gen.py:102 IND CLOCK 135864
2025-04-29 04:19:51 [DEBUG] clck_gen.py:102 IND CLOCK 135966
2025-04-29 04:19:51 [DEBUG] clck_gen.py:102 IND CLOCK 136068
2025-04-29 04:19:52 [DEBUG] clck_gen.py:102 IND CLOCK 136170
2025-04-29 04:19:52 [DEBUG] clck_gen.py:102 IND CLOCK 136272
2025-04-29 04:19:53 [DEBUG] clck_gen.py:102 IND CLOCK 136374
2025-04-29 04:19:53 [DEBUG] clck_gen.py:102 IND CLOCK 136476
2025-04-29 04:19:54 [DEBUG] clck_gen.py:102 IND CLOCK 136578
2025-04-29 04:19:54 [DEBUG] clck_gen.py:102 IND CLOCK 136680
2025-04-29 04:19:55 [DEBUG] clck_gen.py:102 IND CLOCK 136782
2025-04-29 04:19:55 [DEBUG] clck_gen.py:102 IND CLOCK 136884
2025-04-29 04:19:56 [DEBUG] clck_gen.py:102 IND CLOCK 136986
2025-04-29 04:19:56 [DEBUG] clck_gen.py:102 IND CLOCK 137088
2025-04-29 04:19:57 [DEBUG] clck_gen.py:102 IND CLOCK 137190
2025-04-29 04:19:57 [DEBUG] clck_gen.py:102 IND CLOCK 137292
2025-04-29 04:19:58 [DEBUG] clck_gen.py:102 IND CLOCK 137394
2025-04-29 04:19:58 [DEBUG] clck_gen.py:102 IND CLOCK 137496
2025-04-29 04:19:59 [DEBUG] clck_gen.py:102 IND CLOCK 137598
2025-04-29 04:19:59 [DEBUG] clck_gen.py:102 IND CLOCK 137700
2025-04-29 04:20:00 [DEBUG] clck_gen.py:102 IND CLOCK 137802
2025-04-29 04:20:00 [DEBUG] clck_gen.py:102 IND CLOCK 137904
2025-04-29 04:20:01 [DEBUG] clck_gen.py:102 IND CLOCK 138006
2025-04-29 04:20:01 [DEBUG] clck_gen.py:102 IND CLOCK 138108
2025-04-29 04:20:01 [DEBUG] clck_gen.py:102 IND CLOCK 138210
2025-04-29 04:20:02 [DEBUG] clck_gen.py:102 IND CLOCK 138312
2025-04-29 04:20:02 [DEBUG] clck_gen.py:102 IND CLOCK 138414
2025-04-29 04:20:03 [DEBUG] clck_gen.py:102 IND CLOCK 138516
2025-04-29 04:20:03 [DEBUG] clck_gen.py:102 IND CLOCK 138618
2025-04-29 04:20:04 [DEBUG] clck_gen.py:102 IND CLOCK 138720
2025-04-29 04:20:04 [DEBUG] clck_gen.py:102 IND CLOCK 138822
2025-04-29 04:20:05 [DEBUG] clck_gen.py:102 IND CLOCK 138924
2025-04-29 04:20:05 [DEBUG] clck_gen.py:102 IND CLOCK 139026
2025-04-29 04:20:06 [DEBUG] clck_gen.py:102 IND CLOCK 139128
2025-04-29 04:20:06 [DEBUG] clck_gen.py:102 IND CLOCK 139230
2025-04-29 04:20:07 [DEBUG] clck_gen.py:102 IND CLOCK 139332
2025-04-29 04:20:07 [DEBUG] clck_gen.py:102 IND CLOCK 139434
2025-04-29 04:20:08 [DEBUG] clck_gen.py:102 IND CLOCK 139536
2025-04-29 04:20:08 [DEBUG] clck_gen.py:102 IND CLOCK 139638
2025-04-29 04:20:09 [DEBUG] clck_gen.py:102 IND CLOCK 139740
2025-04-29 04:20:09 [DEBUG] clck_gen.py:102 IND CLOCK 139842
2025-04-29 04:20:10 [DEBUG] clck_gen.py:102 IND CLOCK 139944
2025-04-29 04:20:10 [DEBUG] clck_gen.py:102 IND CLOCK 140046
2025-04-29 04:20:11 [DEBUG] clck_gen.py:102 IND CLOCK 140148
2025-04-29 04:20:11 [DEBUG] clck_gen.py:102 IND CLOCK 140250
2025-04-29 04:20:12 [DEBUG] clck_gen.py:102 IND CLOCK 140352
2025-04-29 04:20:12 [DEBUG] clck_gen.py:102 IND CLOCK 140454
2025-04-29 04:20:13 [DEBUG] clck_gen.py:102 IND CLOCK 140556
2025-04-29 04:20:13 [DEBUG] clck_gen.py:102 IND CLOCK 140658
2025-04-29 04:20:14 [DEBUG] clck_gen.py:102 IND CLOCK 140760
2025-04-29 04:20:14 [DEBUG] clck_gen.py:102 IND CLOCK 140862
2025-04-29 04:20:15 [DEBUG] clck_gen.py:102 IND CLOCK 140964
2025-04-29 04:20:15 [DEBUG] clck_gen.py:102 IND CLOCK 141066
2025-04-29 04:20:16 [DEBUG] clck_gen.py:102 IND CLOCK 141168
2025-04-29 04:20:16 [DEBUG] clck_gen.py:102 IND CLOCK 141270
2025-04-29 04:20:17 [DEBUG] clck_gen.py:102 IND CLOCK 141372
2025-04-29 04:20:17 [DEBUG] clck_gen.py:102 IND CLOCK 141474
2025-04-29 04:20:18 [DEBUG] clck_gen.py:102 IND CLOCK 141576
2025-04-29 04:20:18 [DEBUG] clck_gen.py:102 IND CLOCK 141678
2025-04-29 04:20:19 [DEBUG] clck_gen.py:102 IND CLOCK 141780
2025-04-29 04:20:19 [DEBUG] clck_gen.py:102 IND CLOCK 141882
2025-04-29 04:20:19 [DEBUG] clck_gen.py:102 IND CLOCK 141984
2025-04-29 04:20:20 [DEBUG] clck_gen.py:102 IND CLOCK 142086
2025-04-29 04:20:20 [DEBUG] clck_gen.py:102 IND CLOCK 142188
2025-04-29 04:20:21 [DEBUG] clck_gen.py:102 IND CLOCK 142290
2025-04-29 04:20:21 [DEBUG] clck_gen.py:102 IND CLOCK 142392
2025-04-29 04:20:22 [DEBUG] clck_gen.py:102 IND CLOCK 142494
2025-04-29 04:20:22 [DEBUG] clck_gen.py:102 IND CLOCK 142596
2025-04-29 04:20:23 [DEBUG] clck_gen.py:102 IND CLOCK 142698
2025-04-29 04:20:23 [DEBUG] clck_gen.py:102 IND CLOCK 142800
2025-04-29 04:20:24 [DEBUG] clck_gen.py:102 IND CLOCK 142902
2025-04-29 04:20:24 [DEBUG] clck_gen.py:102 IND CLOCK 143004
2025-04-29 04:20:25 [DEBUG] clck_gen.py:102 IND CLOCK 143106
2025-04-29 04:20:25 [DEBUG] clck_gen.py:102 IND CLOCK 143208
2025-04-29 04:20:26 [DEBUG] clck_gen.py:102 IND CLOCK 143310
2025-04-29 04:20:26 [DEBUG] clck_gen.py:102 IND CLOCK 143412
2025-04-29 04:20:27 [DEBUG] clck_gen.py:102 IND CLOCK 143514
2025-04-29 04:20:27 [DEBUG] clck_gen.py:102 IND CLOCK 143616
2025-04-29 04:20:28 [DEBUG] clck_gen.py:102 IND CLOCK 143718
2025-04-29 04:20:28 [DEBUG] clck_gen.py:102 IND CLOCK 143820
2025-04-29 04:20:29 [DEBUG] clck_gen.py:102 IND CLOCK 143922
2025-04-29 04:20:29 [DEBUG] clck_gen.py:102 IND CLOCK 144024
2025-04-29 04:20:30 [DEBUG] clck_gen.py:102 IND CLOCK 144126
2025-04-29 04:20:30 [DEBUG] clck_gen.py:102 IND CLOCK 144228
2025-04-29 04:20:30 [DEBUG] clck_gen.py:102 IND CLOCK 144330
2025-04-29 04:20:31 [DEBUG] clck_gen.py:102 IND CLOCK 144432
2025-04-29 04:20:31 [DEBUG] clck_gen.py:102 IND CLOCK 144534
2025-04-29 04:20:32 [DEBUG] clck_gen.py:102 IND CLOCK 144636
2025-04-29 04:20:32 [DEBUG] clck_gen.py:102 IND CLOCK 144738
2025-04-29 04:20:33 [DEBUG] clck_gen.py:102 IND CLOCK 144840
2025-04-29 04:20:33 [DEBUG] clck_gen.py:102 IND CLOCK 144942
2025-04-29 04:20:34 [DEBUG] clck_gen.py:102 IND CLOCK 145044
2025-04-29 04:20:34 [DEBUG] clck_gen.py:102 IND CLOCK 145146
2025-04-29 04:20:35 [DEBUG] clck_gen.py:102 IND CLOCK 145248
2025-04-29 04:20:35 [DEBUG] clck_gen.py:102 IND CLOCK 145350
2025-04-29 04:20:36 [DEBUG] clck_gen.py:102 IND CLOCK 145452
2025-04-29 04:20:36 [DEBUG] clck_gen.py:102 IND CLOCK 145554
2025-04-29 04:20:37 [DEBUG] clck_gen.py:102 IND CLOCK 145656
2025-04-29 04:20:37 [DEBUG] clck_gen.py:102 IND CLOCK 145758
2025-04-29 04:20:38 [DEBUG] clck_gen.py:102 IND CLOCK 145860
2025-04-29 04:20:38 [DEBUG] clck_gen.py:102 IND CLOCK 145962
2025-04-29 04:20:39 [DEBUG] clck_gen.py:102 IND CLOCK 146064
2025-04-29 04:20:39 [DEBUG] clck_gen.py:102 IND CLOCK 146166
2025-04-29 04:20:40 [DEBUG] clck_gen.py:102 IND CLOCK 146268
2025-04-29 04:20:40 [DEBUG] clck_gen.py:102 IND CLOCK 146370
2025-04-29 04:20:41 [DEBUG] clck_gen.py:102 IND CLOCK 146472
2025-04-29 04:20:41 [DEBUG] clck_gen.py:102 IND CLOCK 146574
2025-04-29 04:20:42 [DEBUG] clck_gen.py:102 IND CLOCK 146676
2025-04-29 04:20:42 [DEBUG] clck_gen.py:102 IND CLOCK 146778
2025-04-29 04:20:43 [DEBUG] clck_gen.py:102 IND CLOCK 146880
2025-04-29 04:20:43 [DEBUG] clck_gen.py:102 IND CLOCK 146982
2025-04-29 04:20:44 [DEBUG] clck_gen.py:102 IND CLOCK 147084
2025-04-29 04:20:44 [DEBUG] clck_gen.py:102 IND CLOCK 147186
2025-04-29 04:20:45 [DEBUG] clck_gen.py:102 IND CLOCK 147288
2025-04-29 04:20:45 [DEBUG] clck_gen.py:102 IND CLOCK 147390
2025-04-29 04:20:46 [DEBUG] clck_gen.py:102 IND CLOCK 147492
2025-04-29 04:20:46 [DEBUG] clck_gen.py:102 IND CLOCK 147594
2025-04-29 04:20:47 [DEBUG] clck_gen.py:102 IND CLOCK 147696
2025-04-29 04:20:47 [DEBUG] clck_gen.py:102 IND CLOCK 147798
2025-04-29 04:20:48 [DEBUG] clck_gen.py:102 IND CLOCK 147900
2025-04-29 04:20:48 [DEBUG] clck_gen.py:102 IND CLOCK 148002
2025-04-29 04:20:49 [DEBUG] clck_gen.py:102 IND CLOCK 148104
2025-04-29 04:20:49 [DEBUG] clck_gen.py:102 IND CLOCK 148206
2025-04-29 04:20:49 [DEBUG] clck_gen.py:102 IND CLOCK 148308
2025-04-29 04:20:50 [DEBUG] clck_gen.py:102 IND CLOCK 148410
2025-04-29 04:20:50 [DEBUG] clck_gen.py:102 IND CLOCK 148512
2025-04-29 04:20:51 [DEBUG] clck_gen.py:102 IND CLOCK 148614
2025-04-29 04:20:51 [DEBUG] clck_gen.py:102 IND CLOCK 148716
2025-04-29 04:20:52 [DEBUG] clck_gen.py:102 IND CLOCK 148818
2025-04-29 04:20:52 [DEBUG] clck_gen.py:102 IND CLOCK 148920
2025-04-29 04:20:53 [DEBUG] clck_gen.py:102 IND CLOCK 149022
2025-04-29 04:20:53 [DEBUG] clck_gen.py:102 IND CLOCK 149124
2025-04-29 04:20:54 [DEBUG] clck_gen.py:102 IND CLOCK 149226
2025-04-29 04:20:54 [DEBUG] clck_gen.py:102 IND CLOCK 149328
2025-04-29 04:20:55 [DEBUG] clck_gen.py:102 IND CLOCK 149430
2025-04-29 04:20:55 [DEBUG] clck_gen.py:102 IND CLOCK 149532
2025-04-29 04:20:56 [DEBUG] clck_gen.py:102 IND CLOCK 149634
2025-04-29 04:20:56 [DEBUG] clck_gen.py:102 IND CLOCK 149736
2025-04-29 04:20:57 [DEBUG] clck_gen.py:102 IND CLOCK 149838
2025-04-29 04:20:57 [DEBUG] clck_gen.py:102 IND CLOCK 149940
2025-04-29 04:20:58 [DEBUG] clck_gen.py:102 IND CLOCK 150042
2025-04-29 04:20:58 [DEBUG] clck_gen.py:102 IND CLOCK 150144
2025-04-29 04:20:59 [DEBUG] clck_gen.py:102 IND CLOCK 150246
2025-04-29 04:20:59 [DEBUG] clck_gen.py:102 IND CLOCK 150348
2025-04-29 04:21:00 [DEBUG] clck_gen.py:102 IND CLOCK 150450
2025-04-29 04:21:00 [DEBUG] clck_gen.py:102 IND CLOCK 150552
2025-04-29 04:21:01 [DEBUG] clck_gen.py:102 IND CLOCK 150654
2025-04-29 04:21:01 [DEBUG] clck_gen.py:102 IND CLOCK 150756
2025-04-29 04:21:02 [DEBUG] clck_gen.py:102 IND CLOCK 150858
2025-04-29 04:21:02 [DEBUG] clck_gen.py:102 IND CLOCK 150960
2025-04-29 04:21:03 [DEBUG] clck_gen.py:102 IND CLOCK 151062
2025-04-29 04:21:03 [DEBUG] clck_gen.py:102 IND CLOCK 151164
2025-04-29 04:21:04 [DEBUG] clck_gen.py:102 IND CLOCK 151266
2025-04-29 04:21:04 [DEBUG] clck_gen.py:102 IND CLOCK 151368
2025-04-29 04:21:05 [DEBUG] clck_gen.py:102 IND CLOCK 151470
2025-04-29 04:21:05 [DEBUG] clck_gen.py:102 IND CLOCK 151572
2025-04-29 04:21:06 [DEBUG] clck_gen.py:102 IND CLOCK 151674
2025-04-29 04:21:06 [DEBUG] clck_gen.py:102 IND CLOCK 151776
2025-04-29 04:21:06 [DEBUG] clck_gen.py:102 IND CLOCK 151878
2025-04-29 04:21:07 [DEBUG] clck_gen.py:102 IND CLOCK 151980
2025-04-29 04:21:07 [DEBUG] clck_gen.py:102 IND CLOCK 152082
2025-04-29 04:21:08 [DEBUG] clck_gen.py:102 IND CLOCK 152184
2025-04-29 04:21:08 [DEBUG] clck_gen.py:102 IND CLOCK 152286
2025-04-29 04:21:09 [DEBUG] clck_gen.py:102 IND CLOCK 152388
2025-04-29 04:21:09 [DEBUG] clck_gen.py:102 IND CLOCK 152490
2025-04-29 04:21:10 [DEBUG] clck_gen.py:102 IND CLOCK 152592
2025-04-29 04:21:10 [DEBUG] clck_gen.py:102 IND CLOCK 152694
2025-04-29 04:21:11 [DEBUG] clck_gen.py:102 IND CLOCK 152796
2025-04-29 04:21:11 [DEBUG] clck_gen.py:102 IND CLOCK 152898
2025-04-29 04:21:12 [DEBUG] clck_gen.py:102 IND CLOCK 153000
2025-04-29 04:21:12 [DEBUG] clck_gen.py:102 IND CLOCK 153102
2025-04-29 04:21:13 [DEBUG] clck_gen.py:102 IND CLOCK 153204
2025-04-29 04:21:13 [DEBUG] clck_gen.py:102 IND CLOCK 153306
2025-04-29 04:21:14 [DEBUG] clck_gen.py:102 IND CLOCK 153408
2025-04-29 04:21:14 [DEBUG] clck_gen.py:102 IND CLOCK 153510
2025-04-29 04:21:15 [DEBUG] clck_gen.py:102 IND CLOCK 153612
2025-04-29 04:21:15 [DEBUG] clck_gen.py:102 IND CLOCK 153714
2025-04-29 04:21:16 [DEBUG] clck_gen.py:102 IND CLOCK 153816
2025-04-29 04:21:16 [DEBUG] clck_gen.py:102 IND CLOCK 153918
2025-04-29 04:21:17 [DEBUG] clck_gen.py:102 IND CLOCK 154020
2025-04-29 04:21:17 [DEBUG] clck_gen.py:102 IND CLOCK 154122
2025-04-29 04:21:18 [DEBUG] clck_gen.py:102 IND CLOCK 154224
2025-04-29 04:21:18 [DEBUG] clck_gen.py:102 IND CLOCK 154326
2025-04-29 04:21:19 [DEBUG] clck_gen.py:102 IND CLOCK 154428
2025-04-29 04:21:19 [DEBUG] clck_gen.py:102 IND CLOCK 154530
2025-04-29 04:21:20 [DEBUG] clck_gen.py:102 IND CLOCK 154632
2025-04-29 04:21:20 [DEBUG] clck_gen.py:102 IND CLOCK 154734
2025-04-29 04:21:21 [DEBUG] clck_gen.py:102 IND CLOCK 154836
2025-04-29 04:21:21 [DEBUG] clck_gen.py:102 IND CLOCK 154938
2025-04-29 04:21:22 [DEBUG] clck_gen.py:102 IND CLOCK 155040
2025-04-29 04:21:22 [DEBUG] clck_gen.py:102 IND CLOCK 155142
2025-04-29 04:21:23 [DEBUG] clck_gen.py:102 IND CLOCK 155244
2025-04-29 04:21:23 [DEBUG] clck_gen.py:102 IND CLOCK 155346
2025-04-29 04:21:24 [DEBUG] clck_gen.py:102 IND CLOCK 155448
2025-04-29 04:21:24 [DEBUG] clck_gen.py:102 IND CLOCK 155550
2025-04-29 04:21:24 [DEBUG] clck_gen.py:102 IND CLOCK 155652
2025-04-29 04:21:25 [DEBUG] clck_gen.py:102 IND CLOCK 155754
2025-04-29 04:21:25 [DEBUG] clck_gen.py:102 IND CLOCK 155856
2025-04-29 04:21:26 [DEBUG] clck_gen.py:102 IND CLOCK 155958
2025-04-29 04:21:26 [DEBUG] clck_gen.py:102 IND CLOCK 156060
2025-04-29 04:21:27 [DEBUG] clck_gen.py:102 IND CLOCK 156162
2025-04-29 04:21:27 [DEBUG] clck_gen.py:102 IND CLOCK 156264
2025-04-29 04:21:28 [DEBUG] clck_gen.py:102 IND CLOCK 156366
2025-04-29 04:21:28 [DEBUG] clck_gen.py:102 IND CLOCK 156468
2025-04-29 04:21:29 [DEBUG] clck_gen.py:102 IND CLOCK 156570
2025-04-29 04:21:29 [DEBUG] clck_gen.py:102 IND CLOCK 156672
2025-04-29 04:21:30 [DEBUG] clck_gen.py:102 IND CLOCK 156774
2025-04-29 04:21:30 [DEBUG] clck_gen.py:102 IND CLOCK 156876
2025-04-29 04:21:31 [DEBUG] clck_gen.py:102 IND CLOCK 156978
2025-04-29 04:21:31 [DEBUG] clck_gen.py:102 IND CLOCK 157080
2025-04-29 04:21:32 [DEBUG] clck_gen.py:102 IND CLOCK 157182
2025-04-29 04:21:32 [DEBUG] clck_gen.py:102 IND CLOCK 157284
2025-04-29 04:21:33 [DEBUG] clck_gen.py:102 IND CLOCK 157386
2025-04-29 04:21:33 [DEBUG] clck_gen.py:102 IND CLOCK 157488
2025-04-29 04:21:34 [DEBUG] clck_gen.py:102 IND CLOCK 157590
2025-04-29 04:21:34 [DEBUG] clck_gen.py:102 IND CLOCK 157692
2025-04-29 04:21:35 [DEBUG] clck_gen.py:102 IND CLOCK 157794
2025-04-29 04:21:35 [DEBUG] clck_gen.py:102 IND CLOCK 157896
2025-04-29 04:21:36 [DEBUG] clck_gen.py:102 IND CLOCK 157998
2025-04-29 04:21:36 [DEBUG] clck_gen.py:102 IND CLOCK 158100
2025-04-29 04:21:37 [DEBUG] clck_gen.py:102 IND CLOCK 158202
2025-04-29 04:21:37 [DEBUG] clck_gen.py:102 IND CLOCK 158304
2025-04-29 04:21:38 [DEBUG] clck_gen.py:102 IND CLOCK 158406
2025-04-29 04:21:38 [DEBUG] clck_gen.py:102 IND CLOCK 158508
2025-04-29 04:21:39 [DEBUG] clck_gen.py:102 IND CLOCK 158610
2025-04-29 04:21:39 [DEBUG] clck_gen.py:102 IND CLOCK 158712
2025-04-29 04:21:40 [DEBUG] clck_gen.py:102 IND CLOCK 158814
2025-04-29 04:21:40 [DEBUG] clck_gen.py:102 IND CLOCK 158916
2025-04-29 04:21:41 [DEBUG] clck_gen.py:102 IND CLOCK 159018
2025-04-29 04:21:41 [DEBUG] clck_gen.py:102 IND CLOCK 159120
2025-04-29 04:21:42 [DEBUG] clck_gen.py:102 IND CLOCK 159222
2025-04-29 04:21:42 [DEBUG] clck_gen.py:102 IND CLOCK 159324
2025-04-29 04:21:42 [DEBUG] clck_gen.py:102 IND CLOCK 159426
2025-04-29 04:21:43 [DEBUG] clck_gen.py:102 IND CLOCK 159528
2025-04-29 04:21:43 [DEBUG] clck_gen.py:102 IND CLOCK 159630
2025-04-29 04:21:44 [DEBUG] clck_gen.py:102 IND CLOCK 159732
2025-04-29 04:21:44 [DEBUG] clck_gen.py:102 IND CLOCK 159834
2025-04-29 04:21:45 [DEBUG] clck_gen.py:102 IND CLOCK 159936
2025-04-29 04:21:45 [DEBUG] clck_gen.py:102 IND CLOCK 160038
2025-04-29 04:21:46 [DEBUG] clck_gen.py:102 IND CLOCK 160140
2025-04-29 04:21:46 [DEBUG] clck_gen.py:102 IND CLOCK 160242
2025-04-29 04:21:47 [DEBUG] clck_gen.py:102 IND CLOCK 160344
2025-04-29 04:21:47 [DEBUG] clck_gen.py:102 IND CLOCK 160446
2025-04-29 04:21:48 [DEBUG] clck_gen.py:102 IND CLOCK 160548
2025-04-29 04:21:48 [DEBUG] clck_gen.py:102 IND CLOCK 160650
2025-04-29 04:21:49 [DEBUG] clck_gen.py:102 IND CLOCK 160752
2025-04-29 04:21:49 [DEBUG] clck_gen.py:102 IND CLOCK 160854
2025-04-29 04:21:50 [DEBUG] clck_gen.py:102 IND CLOCK 160956
2025-04-29 04:21:50 [DEBUG] clck_gen.py:102 IND CLOCK 161058
2025-04-29 04:21:51 [DEBUG] clck_gen.py:102 IND CLOCK 161160
2025-04-29 04:21:51 [DEBUG] clck_gen.py:102 IND CLOCK 161262
2025-04-29 04:21:52 [DEBUG] clck_gen.py:102 IND CLOCK 161364
2025-04-29 04:21:52 [DEBUG] clck_gen.py:102 IND CLOCK 161466
2025-04-29 04:21:53 [DEBUG] clck_gen.py:102 IND CLOCK 161568
2025-04-29 04:21:53 [DEBUG] clck_gen.py:102 IND CLOCK 161670
2025-04-29 04:21:54 [DEBUG] clck_gen.py:102 IND CLOCK 161772
2025-04-29 04:21:54 [DEBUG] clck_gen.py:102 IND CLOCK 161874
2025-04-29 04:21:55 [DEBUG] clck_gen.py:102 IND CLOCK 161976
2025-04-29 04:21:55 [DEBUG] clck_gen.py:102 IND CLOCK 162078
2025-04-29 04:21:56 [DEBUG] clck_gen.py:102 IND CLOCK 162180
2025-04-29 04:21:56 [DEBUG] clck_gen.py:102 IND CLOCK 162282
2025-04-29 04:21:57 [DEBUG] clck_gen.py:102 IND CLOCK 162384
2025-04-29 04:21:57 [DEBUG] clck_gen.py:102 IND CLOCK 162486
2025-04-29 04:21:57 [DEBUG] clck_gen.py:102 IND CLOCK 162588
2025-04-29 04:21:58 [DEBUG] clck_gen.py:102 IND CLOCK 162690
2025-04-29 04:21:58 [DEBUG] clck_gen.py:102 IND CLOCK 162792
2025-04-29 04:21:59 [DEBUG] clck_gen.py:102 IND CLOCK 162894
2025-04-29 04:21:59 [DEBUG] clck_gen.py:102 IND CLOCK 162996
2025-04-29 04:22:00 [DEBUG] clck_gen.py:102 IND CLOCK 163098
2025-04-29 04:22:00 [DEBUG] clck_gen.py:102 IND CLOCK 163200
2025-04-29 04:22:01 [DEBUG] clck_gen.py:102 IND CLOCK 163302
2025-04-29 04:22:01 [DEBUG] clck_gen.py:102 IND CLOCK 163404
2025-04-29 04:22:02 [DEBUG] clck_gen.py:102 IND CLOCK 163506
2025-04-29 04:22:02 [DEBUG] clck_gen.py:102 IND CLOCK 163608
2025-04-29 04:22:03 [DEBUG] clck_gen.py:102 IND CLOCK 163710
2025-04-29 04:22:03 [DEBUG] clck_gen.py:102 IND CLOCK 163812
2025-04-29 04:22:04 [DEBUG] clck_gen.py:102 IND CLOCK 163914
2025-04-29 04:22:04 [DEBUG] clck_gen.py:102 IND CLOCK 164016
2025-04-29 04:22:05 [DEBUG] clck_gen.py:102 IND CLOCK 164118
2025-04-29 04:22:05 [DEBUG] clck_gen.py:102 IND CLOCK 164220
2025-04-29 04:22:06 [DEBUG] clck_gen.py:102 IND CLOCK 164322
2025-04-29 04:22:06 [DEBUG] clck_gen.py:102 IND CLOCK 164424
2025-04-29 04:22:07 [DEBUG] clck_gen.py:102 IND CLOCK 164526
2025-04-29 04:22:07 [DEBUG] clck_gen.py:102 IND CLOCK 164628
2025-04-29 04:22:07 [DEBUG] clck_gen.py:102 IND CLOCK 164730
2025-04-29 04:22:08 [DEBUG] clck_gen.py:102 IND CLOCK 164832
2025-04-29 04:22:08 [DEBUG] clck_gen.py:102 IND CLOCK 164934
2025-04-29 04:22:09 [DEBUG] clck_gen.py:102 IND CLOCK 165036
2025-04-29 04:22:09 [DEBUG] clck_gen.py:102 IND CLOCK 165138
2025-04-29 04:22:10 [DEBUG] clck_gen.py:102 IND CLOCK 165240
2025-04-29 04:22:10 [DEBUG] clck_gen.py:102 IND CLOCK 165342
2025-04-29 04:22:11 [DEBUG] clck_gen.py:102 IND CLOCK 165444
2025-04-29 04:22:11 [DEBUG] clck_gen.py:102 IND CLOCK 165546
2025-04-29 04:22:12 [DEBUG] clck_gen.py:102 IND CLOCK 165648
2025-04-29 04:22:12 [DEBUG] clck_gen.py:102 IND CLOCK 165750
2025-04-29 04:22:13 [DEBUG] clck_gen.py:102 IND CLOCK 165852
2025-04-29 04:22:13 [DEBUG] clck_gen.py:102 IND CLOCK 165954
2025-04-29 04:22:14 [DEBUG] clck_gen.py:102 IND CLOCK 166056
2025-04-29 04:22:14 [DEBUG] clck_gen.py:102 IND CLOCK 166158
2025-04-29 04:22:15 [DEBUG] clck_gen.py:102 IND CLOCK 166260
2025-04-29 04:22:15 [DEBUG] clck_gen.py:102 IND CLOCK 166362
2025-04-29 04:22:16 [DEBUG] clck_gen.py:102 IND CLOCK 166464
2025-04-29 04:22:16 [DEBUG] clck_gen.py:102 IND CLOCK 166566
2025-04-29 04:22:17 [DEBUG] clck_gen.py:102 IND CLOCK 166668
2025-04-29 04:22:17 [DEBUG] clck_gen.py:102 IND CLOCK 166770
2025-04-29 04:22:17 [DEBUG] clck_gen.py:102 IND CLOCK 166872
2025-04-29 04:22:18 [DEBUG] clck_gen.py:102 IND CLOCK 166974
2025-04-29 04:22:18 [DEBUG] clck_gen.py:102 IND CLOCK 167076
2025-04-29 04:22:19 [DEBUG] clck_gen.py:102 IND CLOCK 167178
2025-04-29 04:22:19 [DEBUG] clck_gen.py:102 IND CLOCK 167280
2025-04-29 04:22:20 [DEBUG] clck_gen.py:102 IND CLOCK 167382
2025-04-29 04:22:20 [DEBUG] clck_gen.py:102 IND CLOCK 167484
2025-04-29 04:22:21 [DEBUG] clck_gen.py:102 IND CLOCK 167586
2025-04-29 04:22:21 [DEBUG] clck_gen.py:102 IND CLOCK 167688
2025-04-29 04:22:22 [DEBUG] clck_gen.py:102 IND CLOCK 167790
2025-04-29 04:22:22 [DEBUG] clck_gen.py:102 IND CLOCK 167892
2025-04-29 04:22:23 [DEBUG] clck_gen.py:102 IND CLOCK 167994
2025-04-29 04:22:23 [DEBUG] clck_gen.py:102 IND CLOCK 168096
2025-04-29 04:22:24 [DEBUG] clck_gen.py:102 IND CLOCK 168198
2025-04-29 04:22:24 [DEBUG] clck_gen.py:102 IND CLOCK 168300
2025-04-29 04:22:25 [DEBUG] clck_gen.py:102 IND CLOCK 168402
2025-04-29 04:22:25 [DEBUG] clck_gen.py:102 IND CLOCK 168504
2025-04-29 04:22:26 [DEBUG] clck_gen.py:102 IND CLOCK 168606
2025-04-29 04:22:26 [DEBUG] clck_gen.py:102 IND CLOCK 168708
2025-04-29 04:22:26 [DEBUG] clck_gen.py:102 IND CLOCK 168810
2025-04-29 04:22:27 [DEBUG] clck_gen.py:102 IND CLOCK 168912
2025-04-29 04:22:27 [DEBUG] clck_gen.py:102 IND CLOCK 169014
2025-04-29 04:22:28 [DEBUG] clck_gen.py:102 IND CLOCK 169116
2025-04-29 04:22:28 [DEBUG] clck_gen.py:102 IND CLOCK 169218
2025-04-29 04:22:29 [DEBUG] clck_gen.py:102 IND CLOCK 169320
2025-04-29 04:22:29 [DEBUG] clck_gen.py:102 IND CLOCK 169422
2025-04-29 04:22:30 [DEBUG] clck_gen.py:102 IND CLOCK 169524
2025-04-29 04:22:30 [DEBUG] clck_gen.py:102 IND CLOCK 169626
2025-04-29 04:22:31 [DEBUG] clck_gen.py:102 IND CLOCK 169728
2025-04-29 04:22:31 [DEBUG] clck_gen.py:102 IND CLOCK 169830
2025-04-29 04:22:32 [DEBUG] clck_gen.py:102 IND CLOCK 169932
2025-04-29 04:22:32 [DEBUG] clck_gen.py:102 IND CLOCK 170034
2025-04-29 04:22:33 [DEBUG] clck_gen.py:102 IND CLOCK 170136
2025-04-29 04:22:33 [DEBUG] clck_gen.py:102 IND CLOCK 170238
2025-04-29 04:22:34 [DEBUG] clck_gen.py:102 IND CLOCK 170340
2025-04-29 04:22:34 [DEBUG] clck_gen.py:102 IND CLOCK 170442
2025-04-29 04:22:35 [DEBUG] clck_gen.py:102 IND CLOCK 170544
2025-04-29 04:22:35 [DEBUG] clck_gen.py:102 IND CLOCK 170646
2025-04-29 04:22:36 [DEBUG] clck_gen.py:102 IND CLOCK 170748
2025-04-29 04:22:36 [DEBUG] clck_gen.py:102 IND CLOCK 170850
2025-04-29 04:22:36 [DEBUG] clck_gen.py:102 IND CLOCK 170952
2025-04-29 04:22:37 [DEBUG] clck_gen.py:102 IND CLOCK 171054
2025-04-29 04:22:37 [DEBUG] clck_gen.py:102 IND CLOCK 171156
2025-04-29 04:22:38 [DEBUG] clck_gen.py:102 IND CLOCK 171258
2025-04-29 04:22:38 [DEBUG] clck_gen.py:102 IND CLOCK 171360
2025-04-29 04:22:39 [DEBUG] clck_gen.py:102 IND CLOCK 171462
2025-04-29 04:22:39 [DEBUG] clck_gen.py:102 IND CLOCK 171564
2025-04-29 04:22:40 [DEBUG] clck_gen.py:102 IND CLOCK 171666
2025-04-29 04:22:40 [DEBUG] clck_gen.py:102 IND CLOCK 171768
2025-04-29 04:22:41 [DEBUG] clck_gen.py:102 IND CLOCK 171870
2025-04-29 04:22:41 [DEBUG] clck_gen.py:102 IND CLOCK 171972
2025-04-29 04:22:42 [DEBUG] clck_gen.py:102 IND CLOCK 172074
2025-04-29 04:22:42 [DEBUG] clck_gen.py:102 IND CLOCK 172176
2025-04-29 04:22:43 [DEBUG] clck_gen.py:102 IND CLOCK 172278
2025-04-29 04:22:43 [DEBUG] clck_gen.py:102 IND CLOCK 172380
2025-04-29 04:22:44 [DEBUG] clck_gen.py:102 IND CLOCK 172482
2025-04-29 04:22:44 [DEBUG] clck_gen.py:102 IND CLOCK 172584
2025-04-29 04:22:45 [DEBUG] clck_gen.py:102 IND CLOCK 172686
2025-04-29 04:22:45 [DEBUG] clck_gen.py:102 IND CLOCK 172788
2025-04-29 04:22:45 [DEBUG] clck_gen.py:102 IND CLOCK 172890
2025-04-29 04:22:46 [DEBUG] clck_gen.py:102 IND CLOCK 172992
2025-04-29 04:22:46 [DEBUG] clck_gen.py:102 IND CLOCK 173094
2025-04-29 04:22:47 [DEBUG] clck_gen.py:102 IND CLOCK 173196
2025-04-29 04:22:47 [DEBUG] clck_gen.py:102 IND CLOCK 173298
2025-04-29 04:22:48 [DEBUG] clck_gen.py:102 IND CLOCK 173400
2025-04-29 04:22:48 [DEBUG] clck_gen.py:102 IND CLOCK 173502
2025-04-29 04:22:49 [DEBUG] clck_gen.py:102 IND CLOCK 173604
2025-04-29 04:22:49 [DEBUG] clck_gen.py:102 IND CLOCK 173706
2025-04-29 04:22:50 [DEBUG] clck_gen.py:102 IND CLOCK 173808
2025-04-29 04:22:50 [DEBUG] clck_gen.py:102 IND CLOCK 173910
2025-04-29 04:22:51 [DEBUG] clck_gen.py:102 IND CLOCK 174012
2025-04-29 04:22:51 [DEBUG] clck_gen.py:102 IND CLOCK 174114
2025-04-29 04:22:52 [DEBUG] clck_gen.py:102 IND CLOCK 174216
2025-04-29 04:22:52 [DEBUG] clck_gen.py:102 IND CLOCK 174318
2025-04-29 04:22:53 [DEBUG] clck_gen.py:102 IND CLOCK 174420
2025-04-29 04:22:53 [DEBUG] clck_gen.py:102 IND CLOCK 174522
2025-04-29 04:22:54 [DEBUG] clck_gen.py:102 IND CLOCK 174624
2025-04-29 04:22:54 [DEBUG] clck_gen.py:102 IND CLOCK 174726
2025-04-29 04:22:55 [DEBUG] clck_gen.py:102 IND CLOCK 174828
2025-04-29 04:22:55 [DEBUG] clck_gen.py:102 IND CLOCK 174930
2025-04-29 04:22:56 [DEBUG] clck_gen.py:102 IND CLOCK 175032
2025-04-29 04:22:56 [DEBUG] clck_gen.py:102 IND CLOCK 175134
2025-04-29 04:22:56 [DEBUG] clck_gen.py:102 IND CLOCK 175236
2025-04-29 04:22:57 [DEBUG] clck_gen.py:102 IND CLOCK 175338
2025-04-29 04:22:57 [DEBUG] clck_gen.py:102 IND CLOCK 175440
2025-04-29 04:22:58 [DEBUG] clck_gen.py:102 IND CLOCK 175542
2025-04-29 04:22:58 [DEBUG] clck_gen.py:102 IND CLOCK 175644
2025-04-29 04:22:59 [DEBUG] clck_gen.py:102 IND CLOCK 175746
2025-04-29 04:22:59 [DEBUG] clck_gen.py:102 IND CLOCK 175848
2025-04-29 04:23:00 [DEBUG] clck_gen.py:102 IND CLOCK 175950
2025-04-29 04:23:00 [DEBUG] clck_gen.py:102 IND CLOCK 176052
2025-04-29 04:23:01 [DEBUG] clck_gen.py:102 IND CLOCK 176154
2025-04-29 04:23:01 [DEBUG] clck_gen.py:102 IND CLOCK 176256
2025-04-29 04:23:02 [DEBUG] clck_gen.py:102 IND CLOCK 176358
2025-04-29 04:23:02 [DEBUG] clck_gen.py:102 IND CLOCK 176460
2025-04-29 04:23:03 [DEBUG] clck_gen.py:102 IND CLOCK 176562
2025-04-29 04:23:03 [DEBUG] clck_gen.py:102 IND CLOCK 176664
2025-04-29 04:23:04 [DEBUG] clck_gen.py:102 IND CLOCK 176766
2025-04-29 04:23:04 [DEBUG] clck_gen.py:102 IND CLOCK 176868
2025-04-29 04:23:05 [DEBUG] clck_gen.py:102 IND CLOCK 176970
2025-04-29 04:23:05 [DEBUG] clck_gen.py:102 IND CLOCK 177072
2025-04-29 04:23:06 [DEBUG] clck_gen.py:102 IND CLOCK 177174
2025-04-29 04:23:06 [DEBUG] clck_gen.py:102 IND CLOCK 177276
2025-04-29 04:23:06 [DEBUG] clck_gen.py:102 IND CLOCK 177378
2025-04-29 04:23:07 [DEBUG] clck_gen.py:102 IND CLOCK 177480
2025-04-29 04:23:07 [DEBUG] clck_gen.py:102 IND CLOCK 177582
2025-04-29 04:23:08 [DEBUG] clck_gen.py:102 IND CLOCK 177684
2025-04-29 04:23:08 [DEBUG] clck_gen.py:102 IND CLOCK 177786
2025-04-29 04:23:09 [DEBUG] clck_gen.py:102 IND CLOCK 177888
2025-04-29 04:23:09 [DEBUG] clck_gen.py:102 IND CLOCK 177990
2025-04-29 04:23:10 [DEBUG] clck_gen.py:102 IND CLOCK 178092
2025-04-29 04:23:10 [DEBUG] clck_gen.py:102 IND CLOCK 178194
2025-04-29 04:23:11 [DEBUG] clck_gen.py:102 IND CLOCK 178296
2025-04-29 04:23:11 [DEBUG] clck_gen.py:102 IND CLOCK 178398
2025-04-29 04:23:12 [DEBUG] clck_gen.py:102 IND CLOCK 178500
2025-04-29 04:23:12 [DEBUG] clck_gen.py:102 IND CLOCK 178602
2025-04-29 04:23:13 [DEBUG] clck_gen.py:102 IND CLOCK 178704
2025-04-29 04:23:13 [DEBUG] clck_gen.py:102 IND CLOCK 178806
2025-04-29 04:23:14 [DEBUG] clck_gen.py:102 IND CLOCK 178908
2025-04-29 04:23:14 [DEBUG] clck_gen.py:102 IND CLOCK 179010
2025-04-29 04:23:15 [DEBUG] clck_gen.py:102 IND CLOCK 179112
2025-04-29 04:23:15 [DEBUG] clck_gen.py:102 IND CLOCK 179214
2025-04-29 04:23:16 [DEBUG] clck_gen.py:102 IND CLOCK 179316
2025-04-29 04:23:16 [DEBUG] clck_gen.py:102 IND CLOCK 179418
2025-04-29 04:23:16 [DEBUG] clck_gen.py:102 IND CLOCK 179520
2025-04-29 04:23:17 [DEBUG] clck_gen.py:102 IND CLOCK 179622
2025-04-29 04:23:17 [DEBUG] clck_gen.py:102 IND CLOCK 179724
2025-04-29 04:23:18 [DEBUG] clck_gen.py:102 IND CLOCK 179826
2025-04-29 04:23:18 [DEBUG] clck_gen.py:102 IND CLOCK 179928
2025-04-29 04:23:19 [DEBUG] clck_gen.py:102 IND CLOCK 180030
2025-04-29 04:23:19 [DEBUG] clck_gen.py:102 IND CLOCK 180132
2025-04-29 04:23:20 [DEBUG] clck_gen.py:102 IND CLOCK 180234
2025-04-29 04:23:20 [DEBUG] clck_gen.py:102 IND CLOCK 180336
2025-04-29 04:23:21 [DEBUG] clck_gen.py:102 IND CLOCK 180438
2025-04-29 04:23:21 [DEBUG] clck_gen.py:102 IND CLOCK 180540
2025-04-29 04:23:22 [DEBUG] clck_gen.py:102 IND CLOCK 180642
2025-04-29 04:23:22 [DEBUG] clck_gen.py:102 IND CLOCK 180744
2025-04-29 04:23:23 [DEBUG] clck_gen.py:102 IND CLOCK 180846
2025-04-29 04:23:23 [DEBUG] clck_gen.py:102 IND CLOCK 180948
2025-04-29 04:23:24 [DEBUG] clck_gen.py:102 IND CLOCK 181050
2025-04-29 04:23:24 [DEBUG] clck_gen.py:102 IND CLOCK 181152
2025-04-29 04:23:25 [DEBUG] clck_gen.py:102 IND CLOCK 181254
2025-04-29 04:23:25 [DEBUG] clck_gen.py:102 IND CLOCK 181356
2025-04-29 04:23:26 [DEBUG] clck_gen.py:102 IND CLOCK 181458
2025-04-29 04:23:26 [DEBUG] clck_gen.py:102 IND CLOCK 181560
2025-04-29 04:23:26 [DEBUG] clck_gen.py:102 IND CLOCK 181662
2025-04-29 04:23:27 [DEBUG] clck_gen.py:102 IND CLOCK 181764
2025-04-29 04:23:27 [DEBUG] clck_gen.py:102 IND CLOCK 181866
2025-04-29 04:23:28 [DEBUG] clck_gen.py:102 IND CLOCK 181968
2025-04-29 04:23:28 [DEBUG] clck_gen.py:102 IND CLOCK 182070
2025-04-29 04:23:29 [DEBUG] clck_gen.py:102 IND CLOCK 182172
2025-04-29 04:23:29 [DEBUG] clck_gen.py:102 IND CLOCK 182274
2025-04-29 04:23:30 [DEBUG] clck_gen.py:102 IND CLOCK 182376
2025-04-29 04:23:30 [DEBUG] clck_gen.py:102 IND CLOCK 182478
2025-04-29 04:23:31 [DEBUG] clck_gen.py:102 IND CLOCK 182580
2025-04-29 04:23:31 [DEBUG] clck_gen.py:102 IND CLOCK 182682
2025-04-29 04:23:32 [DEBUG] clck_gen.py:102 IND CLOCK 182784
2025-04-29 04:23:32 [DEBUG] clck_gen.py:102 IND CLOCK 182886
2025-04-29 04:23:33 [DEBUG] clck_gen.py:102 IND CLOCK 182988
2025-04-29 04:23:33 [DEBUG] clck_gen.py:102 IND CLOCK 183090
2025-04-29 04:23:34 [DEBUG] clck_gen.py:102 IND CLOCK 183192
2025-04-29 04:23:34 [DEBUG] clck_gen.py:102 IND CLOCK 183294
2025-04-29 04:23:35 [DEBUG] clck_gen.py:102 IND CLOCK 183396
2025-04-29 04:23:35 [DEBUG] clck_gen.py:102 IND CLOCK 183498
2025-04-29 04:23:36 [DEBUG] clck_gen.py:102 IND CLOCK 183600
2025-04-29 04:23:36 [DEBUG] clck_gen.py:102 IND CLOCK 183702
2025-04-29 04:23:37 [DEBUG] clck_gen.py:102 IND CLOCK 183804
2025-04-29 04:23:37 [DEBUG] clck_gen.py:102 IND CLOCK 183906
2025-04-29 04:23:37 [DEBUG] clck_gen.py:102 IND CLOCK 184008
2025-04-29 04:23:38 [DEBUG] clck_gen.py:102 IND CLOCK 184110
2025-04-29 04:23:38 [DEBUG] clck_gen.py:102 IND CLOCK 184212
2025-04-29 04:23:39 [DEBUG] clck_gen.py:102 IND CLOCK 184314
2025-04-29 04:23:39 [DEBUG] clck_gen.py:102 IND CLOCK 184416
2025-04-29 04:23:40 [DEBUG] clck_gen.py:102 IND CLOCK 184518
2025-04-29 04:23:40 [DEBUG] clck_gen.py:102 IND CLOCK 184620
2025-04-29 04:23:41 [DEBUG] clck_gen.py:102 IND CLOCK 184722
2025-04-29 04:23:41 [DEBUG] clck_gen.py:102 IND CLOCK 184824
2025-04-29 04:23:42 [DEBUG] clck_gen.py:102 IND CLOCK 184926
2025-04-29 04:23:42 [DEBUG] clck_gen.py:102 IND CLOCK 185028
2025-04-29 04:23:43 [DEBUG] clck_gen.py:102 IND CLOCK 185130
2025-04-29 04:23:43 [DEBUG] clck_gen.py:102 IND CLOCK 185232
2025-04-29 04:23:44 [DEBUG] clck_gen.py:102 IND CLOCK 185334
2025-04-29 04:23:44 [DEBUG] clck_gen.py:102 IND CLOCK 185436
2025-04-29 04:23:45 [DEBUG] clck_gen.py:102 IND CLOCK 185538
2025-04-29 04:23:45 [DEBUG] clck_gen.py:102 IND CLOCK 185640
2025-04-29 04:23:46 [DEBUG] clck_gen.py:102 IND CLOCK 185742
2025-04-29 04:23:46 [DEBUG] clck_gen.py:102 IND CLOCK 185844
2025-04-29 04:23:47 [DEBUG] clck_gen.py:102 IND CLOCK 185946
2025-04-29 04:23:47 [DEBUG] clck_gen.py:102 IND CLOCK 186048
2025-04-29 04:23:48 [DEBUG] clck_gen.py:102 IND CLOCK 186150
2025-04-29 04:23:48 [DEBUG] clck_gen.py:102 IND CLOCK 186252
2025-04-29 04:23:48 [DEBUG] clck_gen.py:102 IND CLOCK 186354
2025-04-29 04:23:49 [DEBUG] clck_gen.py:102 IND CLOCK 186456
2025-04-29 04:23:49 [DEBUG] clck_gen.py:102 IND CLOCK 186558
2025-04-29 04:23:50 [DEBUG] clck_gen.py:102 IND CLOCK 186660
2025-04-29 04:23:50 [DEBUG] clck_gen.py:102 IND CLOCK 186762
2025-04-29 04:23:51 [DEBUG] clck_gen.py:102 IND CLOCK 186864
2025-04-29 04:23:51 [DEBUG] clck_gen.py:102 IND CLOCK 186966
2025-04-29 04:23:52 [DEBUG] clck_gen.py:102 IND CLOCK 187068
2025-04-29 04:23:52 [DEBUG] clck_gen.py:102 IND CLOCK 187170
2025-04-29 04:23:53 [DEBUG] clck_gen.py:102 IND CLOCK 187272
2025-04-29 04:23:53 [DEBUG] clck_gen.py:102 IND CLOCK 187374
2025-04-29 04:23:54 [DEBUG] clck_gen.py:102 IND CLOCK 187476
2025-04-29 04:23:54 [DEBUG] clck_gen.py:102 IND CLOCK 187578
2025-04-29 04:23:55 [DEBUG] clck_gen.py:102 IND CLOCK 187680
2025-04-29 04:23:55 [DEBUG] clck_gen.py:102 IND CLOCK 187782
2025-04-29 04:23:56 [DEBUG] clck_gen.py:102 IND CLOCK 187884
2025-04-29 04:23:56 [DEBUG] clck_gen.py:102 IND CLOCK 187986
2025-04-29 04:23:57 [DEBUG] clck_gen.py:102 IND CLOCK 188088
2025-04-29 04:23:57 [DEBUG] clck_gen.py:102 IND CLOCK 188190
2025-04-29 04:23:58 [DEBUG] clck_gen.py:102 IND CLOCK 188292
2025-04-29 04:23:58 [DEBUG] clck_gen.py:102 IND CLOCK 188394
2025-04-29 04:23:58 [DEBUG] clck_gen.py:102 IND CLOCK 188496
2025-04-29 04:23:59 [DEBUG] clck_gen.py:102 IND CLOCK 188598
2025-04-29 04:23:59 [DEBUG] clck_gen.py:102 IND CLOCK 188700
2025-04-29 04:24:00 [DEBUG] clck_gen.py:102 IND CLOCK 188802
2025-04-29 04:24:00 [DEBUG] clck_gen.py:102 IND CLOCK 188904
2025-04-29 04:24:01 [DEBUG] clck_gen.py:102 IND CLOCK 189006
2025-04-29 04:24:01 [DEBUG] clck_gen.py:102 IND CLOCK 189108
2025-04-29 04:24:02 [DEBUG] clck_gen.py:102 IND CLOCK 189210
2025-04-29 04:24:02 [DEBUG] clck_gen.py:102 IND CLOCK 189312
2025-04-29 04:24:03 [DEBUG] clck_gen.py:102 IND CLOCK 189414
2025-04-29 04:24:03 [DEBUG] clck_gen.py:102 IND CLOCK 189516
2025-04-29 04:24:04 [DEBUG] clck_gen.py:102 IND CLOCK 189618
2025-04-29 04:24:04 [DEBUG] clck_gen.py:102 IND CLOCK 189720
2025-04-29 04:24:05 [DEBUG] clck_gen.py:102 IND CLOCK 189822
2025-04-29 04:24:05 [DEBUG] clck_gen.py:102 IND CLOCK 189924
2025-04-29 04:24:06 [DEBUG] clck_gen.py:102 IND CLOCK 190026
2025-04-29 04:24:06 [DEBUG] clck_gen.py:102 IND CLOCK 190128
2025-04-29 04:24:07 [DEBUG] clck_gen.py:102 IND CLOCK 190230
2025-04-29 04:24:07 [DEBUG] clck_gen.py:102 IND CLOCK 190332
2025-04-29 04:24:08 [DEBUG] clck_gen.py:102 IND CLOCK 190434
2025-04-29 04:24:08 [DEBUG] clck_gen.py:102 IND CLOCK 190536
2025-04-29 04:24:08 [DEBUG] clck_gen.py:102 IND CLOCK 190638
2025-04-29 04:24:09 [DEBUG] clck_gen.py:102 IND CLOCK 190740
2025-04-29 04:24:09 [DEBUG] clck_gen.py:102 IND CLOCK 190842
2025-04-29 04:24:10 [DEBUG] clck_gen.py:102 IND CLOCK 190944
2025-04-29 04:24:10 [DEBUG] clck_gen.py:102 IND CLOCK 191046
2025-04-29 04:24:11 [DEBUG] clck_gen.py:102 IND CLOCK 191148
2025-04-29 04:24:11 [DEBUG] clck_gen.py:102 IND CLOCK 191250
2025-04-29 04:24:12 [DEBUG] clck_gen.py:102 IND CLOCK 191352
2025-04-29 04:24:12 [DEBUG] clck_gen.py:102 IND CLOCK 191454
2025-04-29 04:24:13 [DEBUG] clck_gen.py:102 IND CLOCK 191556
2025-04-29 04:24:13 [DEBUG] clck_gen.py:102 IND CLOCK 191658
2025-04-29 04:24:14 [DEBUG] clck_gen.py:102 IND CLOCK 191760
2025-04-29 04:24:14 [DEBUG] clck_gen.py:102 IND CLOCK 191862
2025-04-29 04:24:15 [DEBUG] clck_gen.py:102 IND CLOCK 191964
2025-04-29 04:24:15 [DEBUG] clck_gen.py:102 IND CLOCK 192066
2025-04-29 04:24:16 [DEBUG] clck_gen.py:102 IND CLOCK 192168
2025-04-29 04:24:16 [DEBUG] clck_gen.py:102 IND CLOCK 192270
2025-04-29 04:24:17 [DEBUG] clck_gen.py:102 IND CLOCK 192372
2025-04-29 04:24:17 [DEBUG] clck_gen.py:102 IND CLOCK 192474
2025-04-29 04:24:18 [DEBUG] clck_gen.py:102 IND CLOCK 192576
2025-04-29 04:24:18 [DEBUG] clck_gen.py:102 IND CLOCK 192678
2025-04-29 04:24:18 [DEBUG] clck_gen.py:102 IND CLOCK 192780
2025-04-29 04:24:19 [DEBUG] clck_gen.py:102 IND CLOCK 192882
2025-04-29 04:24:19 [DEBUG] clck_gen.py:102 IND CLOCK 192984
2025-04-29 04:24:20 [DEBUG] clck_gen.py:102 IND CLOCK 193086
2025-04-29 04:24:20 [DEBUG] clck_gen.py:102 IND CLOCK 193188
2025-04-29 04:24:21 [DEBUG] clck_gen.py:102 IND CLOCK 193290
2025-04-29 04:24:21 [DEBUG] clck_gen.py:102 IND CLOCK 193392
2025-04-29 04:24:22 [DEBUG] clck_gen.py:102 IND CLOCK 193494
2025-04-29 04:24:22 [DEBUG] clck_gen.py:102 IND CLOCK 193596
2025-04-29 04:24:23 [DEBUG] clck_gen.py:102 IND CLOCK 193698
2025-04-29 04:24:23 [DEBUG] clck_gen.py:102 IND CLOCK 193800
2025-04-29 04:24:24 [DEBUG] clck_gen.py:102 IND CLOCK 193902
2025-04-29 04:24:24 [DEBUG] clck_gen.py:102 IND CLOCK 194004
2025-04-29 04:24:25 [DEBUG] clck_gen.py:102 IND CLOCK 194106
2025-04-29 04:24:25 [DEBUG] clck_gen.py:102 IND CLOCK 194208
2025-04-29 04:24:26 [DEBUG] clck_gen.py:102 IND CLOCK 194310
2025-04-29 04:24:26 [DEBUG] clck_gen.py:102 IND CLOCK 194412
2025-04-29 04:24:27 [DEBUG] clck_gen.py:102 IND CLOCK 194514
2025-04-29 04:24:27 [DEBUG] clck_gen.py:102 IND CLOCK 194616
2025-04-29 04:24:28 [DEBUG] clck_gen.py:102 IND CLOCK 194718
2025-04-29 04:24:28 [DEBUG] clck_gen.py:102 IND CLOCK 194820
2025-04-29 04:24:28 [DEBUG] clck_gen.py:102 IND CLOCK 194922
2025-04-29 04:24:29 [DEBUG] clck_gen.py:102 IND CLOCK 195024
2025-04-29 04:24:29 [DEBUG] clck_gen.py:102 IND CLOCK 195126
2025-04-29 04:24:30 [DEBUG] clck_gen.py:102 IND CLOCK 195228
2025-04-29 04:24:30 [DEBUG] clck_gen.py:102 IND CLOCK 195330
2025-04-29 04:24:31 [DEBUG] clck_gen.py:102 IND CLOCK 195432
2025-04-29 04:24:31 [DEBUG] clck_gen.py:102 IND CLOCK 195534
2025-04-29 04:24:32 [DEBUG] clck_gen.py:102 IND CLOCK 195636
2025-04-29 04:24:32 [DEBUG] clck_gen.py:102 IND CLOCK 195738
2025-04-29 04:24:33 [DEBUG] clck_gen.py:102 IND CLOCK 195840
2025-04-29 04:24:33 [DEBUG] clck_gen.py:102 IND CLOCK 195942
2025-04-29 04:24:34 [DEBUG] clck_gen.py:102 IND CLOCK 196044
2025-04-29 04:24:34 [DEBUG] clck_gen.py:102 IND CLOCK 196146
2025-04-29 04:24:35 [DEBUG] clck_gen.py:102 IND CLOCK 196248
2025-04-29 04:24:35 [DEBUG] clck_gen.py:102 IND CLOCK 196350
2025-04-29 04:24:36 [DEBUG] clck_gen.py:102 IND CLOCK 196452
2025-04-29 04:24:36 [DEBUG] clck_gen.py:102 IND CLOCK 196554
2025-04-29 04:24:37 [DEBUG] clck_gen.py:102 IND CLOCK 196656
2025-04-29 04:24:37 [DEBUG] clck_gen.py:102 IND CLOCK 196758
2025-04-29 04:24:38 [DEBUG] clck_gen.py:102 IND CLOCK 196860
2025-04-29 04:24:38 [DEBUG] clck_gen.py:102 IND CLOCK 196962
2025-04-29 04:24:38 [DEBUG] clck_gen.py:102 IND CLOCK 197064
2025-04-29 04:24:39 [DEBUG] clck_gen.py:102 IND CLOCK 197166
2025-04-29 04:24:39 [DEBUG] clck_gen.py:102 IND CLOCK 197268
2025-04-29 04:24:40 [DEBUG] clck_gen.py:102 IND CLOCK 197370
2025-04-29 04:24:40 [DEBUG] clck_gen.py:102 IND CLOCK 197472
2025-04-29 04:24:41 [DEBUG] clck_gen.py:102 IND CLOCK 197574
2025-04-29 04:24:41 [DEBUG] clck_gen.py:102 IND CLOCK 197676
2025-04-29 04:24:42 [DEBUG] clck_gen.py:102 IND CLOCK 197778
2025-04-29 04:24:42 [DEBUG] clck_gen.py:102 IND CLOCK 197880
2025-04-29 04:24:43 [DEBUG] clck_gen.py:102 IND CLOCK 197982
2025-04-29 04:24:43 [DEBUG] clck_gen.py:102 IND CLOCK 198084
2025-04-29 04:24:44 [DEBUG] clck_gen.py:102 IND CLOCK 198186
2025-04-29 04:24:44 [DEBUG] clck_gen.py:102 IND CLOCK 198288
2025-04-29 04:24:45 [DEBUG] clck_gen.py:102 IND CLOCK 198390
2025-04-29 04:24:45 [DEBUG] clck_gen.py:102 IND CLOCK 198492
2025-04-29 04:24:46 [DEBUG] clck_gen.py:102 IND CLOCK 198594
2025-04-29 04:24:46 [DEBUG] clck_gen.py:102 IND CLOCK 198696
2025-04-29 04:24:47 [DEBUG] clck_gen.py:102 IND CLOCK 198798
2025-04-29 04:24:47 [DEBUG] clck_gen.py:102 IND CLOCK 198900
2025-04-29 04:24:48 [DEBUG] clck_gen.py:102 IND CLOCK 199002
2025-04-29 04:24:48 [DEBUG] clck_gen.py:102 IND CLOCK 199104
2025-04-29 04:24:49 [DEBUG] clck_gen.py:102 IND CLOCK 199206
2025-04-29 04:24:49 [DEBUG] clck_gen.py:102 IND CLOCK 199308
2025-04-29 04:24:50 [DEBUG] clck_gen.py:102 IND CLOCK 199410
2025-04-29 04:24:50 [DEBUG] clck_gen.py:102 IND CLOCK 199512
2025-04-29 04:24:50 [DEBUG] clck_gen.py:102 IND CLOCK 199614
2025-04-29 04:24:51 [DEBUG] clck_gen.py:102 IND CLOCK 199716
2025-04-29 04:24:51 [DEBUG] clck_gen.py:102 IND CLOCK 199818
2025-04-29 04:24:52 [DEBUG] clck_gen.py:102 IND CLOCK 199920
2025-04-29 04:24:52 [DEBUG] clck_gen.py:102 IND CLOCK 200022
2025-04-29 04:24:53 [DEBUG] clck_gen.py:102 IND CLOCK 200124
2025-04-29 04:24:53 [DEBUG] clck_gen.py:102 IND CLOCK 200226
2025-04-29 04:24:54 [DEBUG] clck_gen.py:102 IND CLOCK 200328
2025-04-29 04:24:54 [DEBUG] clck_gen.py:102 IND CLOCK 200430
2025-04-29 04:24:55 [DEBUG] clck_gen.py:102 IND CLOCK 200532
2025-04-29 04:24:55 [DEBUG] clck_gen.py:102 IND CLOCK 200634
2025-04-29 04:24:56 [DEBUG] clck_gen.py:102 IND CLOCK 200736
2025-04-29 04:24:56 [DEBUG] clck_gen.py:102 IND CLOCK 200838
2025-04-29 04:24:57 [DEBUG] clck_gen.py:102 IND CLOCK 200940
2025-04-29 04:24:57 [DEBUG] clck_gen.py:102 IND CLOCK 201042
2025-04-29 04:24:58 [DEBUG] clck_gen.py:102 IND CLOCK 201144
2025-04-29 04:24:58 [DEBUG] clck_gen.py:102 IND CLOCK 201246
2025-04-29 04:24:59 [DEBUG] clck_gen.py:102 IND CLOCK 201348
2025-04-29 04:24:59 [DEBUG] clck_gen.py:102 IND CLOCK 201450
2025-04-29 04:25:00 [DEBUG] clck_gen.py:102 IND CLOCK 201552
2025-04-29 04:25:00 [DEBUG] clck_gen.py:102 IND CLOCK 201654
2025-04-29 04:25:01 [DEBUG] clck_gen.py:102 IND CLOCK 201756
2025-04-29 04:25:01 [DEBUG] clck_gen.py:102 IND CLOCK 201858
2025-04-29 04:25:02 [DEBUG] clck_gen.py:102 IND CLOCK 201960
2025-04-29 04:25:02 [DEBUG] clck_gen.py:102 IND CLOCK 202062
2025-04-29 04:25:03 [DEBUG] clck_gen.py:102 IND CLOCK 202164
2025-04-29 04:25:03 [DEBUG] clck_gen.py:102 IND CLOCK 202266
2025-04-29 04:25:04 [DEBUG] clck_gen.py:102 IND CLOCK 202368
2025-04-29 04:25:04 [DEBUG] clck_gen.py:102 IND CLOCK 202470
2025-04-29 04:25:05 [DEBUG] clck_gen.py:102 IND CLOCK 202572
2025-04-29 04:25:05 [DEBUG] clck_gen.py:102 IND CLOCK 202674
2025-04-29 04:25:06 [DEBUG] clck_gen.py:102 IND CLOCK 202776
2025-04-29 04:25:06 [DEBUG] clck_gen.py:102 IND CLOCK 202878
2025-04-29 04:25:07 [DEBUG] clck_gen.py:102 IND CLOCK 202980
2025-04-29 04:25:07 [DEBUG] clck_gen.py:102 IND CLOCK 203082
2025-04-29 04:25:08 [DEBUG] clck_gen.py:102 IND CLOCK 203184
2025-04-29 04:25:08 [DEBUG] clck_gen.py:102 IND CLOCK 203286
2025-04-29 04:25:08 [DEBUG] clck_gen.py:102 IND CLOCK 203388
2025-04-29 04:25:09 [DEBUG] clck_gen.py:102 IND CLOCK 203490
2025-04-29 04:25:09 [DEBUG] clck_gen.py:102 IND CLOCK 203592
2025-04-29 04:25:10 [DEBUG] clck_gen.py:102 IND CLOCK 203694
2025-04-29 04:25:10 [DEBUG] clck_gen.py:102 IND CLOCK 203796
2025-04-29 04:25:11 [DEBUG] clck_gen.py:102 IND CLOCK 203898
2025-04-29 04:25:11 [DEBUG] clck_gen.py:102 IND CLOCK 204000
2025-04-29 04:25:12 [DEBUG] clck_gen.py:102 IND CLOCK 204102
2025-04-29 04:25:12 [DEBUG] clck_gen.py:102 IND CLOCK 204204
2025-04-29 04:25:13 [DEBUG] clck_gen.py:102 IND CLOCK 204306
2025-04-29 04:25:13 [DEBUG] clck_gen.py:102 IND CLOCK 204408
2025-04-29 04:25:14 [DEBUG] clck_gen.py:102 IND CLOCK 204510
2025-04-29 04:25:14 [DEBUG] clck_gen.py:102 IND CLOCK 204612
2025-04-29 04:25:15 [DEBUG] clck_gen.py:102 IND CLOCK 204714
2025-04-29 04:25:15 [DEBUG] clck_gen.py:102 IND CLOCK 204816
2025-04-29 04:25:16 [DEBUG] clck_gen.py:102 IND CLOCK 204918
2025-04-29 04:25:16 [DEBUG] clck_gen.py:102 IND CLOCK 205020
2025-04-29 04:25:17 [DEBUG] clck_gen.py:102 IND CLOCK 205122
2025-04-29 04:25:17 [DEBUG] clck_gen.py:102 IND CLOCK 205224
2025-04-29 04:25:18 [DEBUG] clck_gen.py:102 IND CLOCK 205326
2025-04-29 04:25:18 [DEBUG] clck_gen.py:102 IND CLOCK 205428
2025-04-29 04:25:19 [DEBUG] clck_gen.py:102 IND CLOCK 205530
2025-04-29 04:25:19 [DEBUG] clck_gen.py:102 IND CLOCK 205632
2025-04-29 04:25:20 [DEBUG] clck_gen.py:102 IND CLOCK 205734
2025-04-29 04:25:20 [DEBUG] clck_gen.py:102 IND CLOCK 205836
2025-04-29 04:25:21 [DEBUG] clck_gen.py:102 IND CLOCK 205938
2025-04-29 04:25:21 [DEBUG] clck_gen.py:102 IND CLOCK 206040
2025-04-29 04:25:22 [DEBUG] clck_gen.py:102 IND CLOCK 206142
2025-04-29 04:25:22 [DEBUG] clck_gen.py:102 IND CLOCK 206244
2025-04-29 04:25:23 [DEBUG] clck_gen.py:102 IND CLOCK 206346
2025-04-29 04:25:23 [DEBUG] clck_gen.py:102 IND CLOCK 206448
2025-04-29 04:25:24 [DEBUG] clck_gen.py:102 IND CLOCK 206550
2025-04-29 04:25:24 [DEBUG] clck_gen.py:102 IND CLOCK 206652
2025-04-29 04:25:25 [DEBUG] clck_gen.py:102 IND CLOCK 206754
2025-04-29 04:25:25 [DEBUG] clck_gen.py:102 IND CLOCK 206856
2025-04-29 04:25:25 [DEBUG] clck_gen.py:102 IND CLOCK 206958
2025-04-29 04:25:26 [DEBUG] clck_gen.py:102 IND CLOCK 207060
2025-04-29 04:25:26 [DEBUG] clck_gen.py:102 IND CLOCK 207162
2025-04-29 04:25:27 [DEBUG] clck_gen.py:102 IND CLOCK 207264
2025-04-29 04:25:27 [DEBUG] clck_gen.py:102 IND CLOCK 207366
2025-04-29 04:25:28 [DEBUG] clck_gen.py:102 IND CLOCK 207468
2025-04-29 04:25:28 [DEBUG] clck_gen.py:102 IND CLOCK 207570
2025-04-29 04:25:29 [DEBUG] clck_gen.py:102 IND CLOCK 207672
2025-04-29 04:25:29 [DEBUG] clck_gen.py:102 IND CLOCK 207774
2025-04-29 04:25:30 [DEBUG] clck_gen.py:102 IND CLOCK 207876
2025-04-29 04:25:30 [DEBUG] clck_gen.py:102 IND CLOCK 207978
2025-04-29 04:25:31 [DEBUG] clck_gen.py:102 IND CLOCK 208080
2025-04-29 04:25:31 [DEBUG] clck_gen.py:102 IND CLOCK 208182
2025-04-29 04:25:32 [DEBUG] clck_gen.py:102 IND CLOCK 208284
2025-04-29 04:25:32 [DEBUG] clck_gen.py:102 IND CLOCK 208386
2025-04-29 04:25:33 [DEBUG] clck_gen.py:102 IND CLOCK 208488
2025-04-29 04:25:33 [DEBUG] clck_gen.py:102 IND CLOCK 208590
2025-04-29 04:25:34 [DEBUG] clck_gen.py:102 IND CLOCK 208692
2025-04-29 04:25:34 [DEBUG] clck_gen.py:102 IND CLOCK 208794
2025-04-29 04:25:35 [DEBUG] clck_gen.py:102 IND CLOCK 208896
2025-04-29 04:25:35 [DEBUG] clck_gen.py:102 IND CLOCK 208998
2025-04-29 04:25:36 [DEBUG] clck_gen.py:102 IND CLOCK 209100
2025-04-29 04:25:36 [DEBUG] clck_gen.py:102 IND CLOCK 209202
2025-04-29 04:25:37 [DEBUG] clck_gen.py:102 IND CLOCK 209304
2025-04-29 04:25:37 [DEBUG] clck_gen.py:102 IND CLOCK 209406
2025-04-29 04:25:38 [DEBUG] clck_gen.py:102 IND CLOCK 209508
2025-04-29 04:25:38 [DEBUG] clck_gen.py:102 IND CLOCK 209610
2025-04-29 04:25:39 [DEBUG] clck_gen.py:102 IND CLOCK 209712
2025-04-29 04:25:39 [DEBUG] clck_gen.py:102 IND CLOCK 209814
2025-04-29 04:25:40 [DEBUG] clck_gen.py:102 IND CLOCK 209916
2025-04-29 04:25:40 [DEBUG] clck_gen.py:102 IND CLOCK 210018
2025-04-29 04:25:41 [DEBUG] clck_gen.py:102 IND CLOCK 210120
2025-04-29 04:25:41 [DEBUG] clck_gen.py:102 IND CLOCK 210222
2025-04-29 04:25:41 [DEBUG] clck_gen.py:102 IND CLOCK 210324
2025-04-29 04:25:42 [DEBUG] clck_gen.py:102 IND CLOCK 210426
2025-04-29 04:25:42 [DEBUG] clck_gen.py:102 IND CLOCK 210528
2025-04-29 04:25:43 [DEBUG] clck_gen.py:102 IND CLOCK 210630
2025-04-29 04:25:43 [DEBUG] clck_gen.py:102 IND CLOCK 210732
2025-04-29 04:25:44 [DEBUG] clck_gen.py:102 IND CLOCK 210834
2025-04-29 04:25:44 [DEBUG] clck_gen.py:102 IND CLOCK 210936
2025-04-29 04:25:45 [DEBUG] clck_gen.py:102 IND CLOCK 211038
2025-04-29 04:25:45 [DEBUG] clck_gen.py:102 IND CLOCK 211140
2025-04-29 04:25:46 [DEBUG] clck_gen.py:102 IND CLOCK 211242
2025-04-29 04:25:46 [DEBUG] clck_gen.py:102 IND CLOCK 211344
2025-04-29 04:25:47 [DEBUG] clck_gen.py:102 IND CLOCK 211446
2025-04-29 04:25:47 [DEBUG] clck_gen.py:102 IND CLOCK 211548
2025-04-29 04:25:48 [DEBUG] clck_gen.py:102 IND CLOCK 211650
2025-04-29 04:25:48 [DEBUG] clck_gen.py:102 IND CLOCK 211752
2025-04-29 04:25:49 [DEBUG] clck_gen.py:102 IND CLOCK 211854
2025-04-29 04:25:49 [DEBUG] clck_gen.py:102 IND CLOCK 211956
2025-04-29 04:25:50 [DEBUG] clck_gen.py:102 IND CLOCK 212058
2025-04-29 04:25:50 [DEBUG] clck_gen.py:102 IND CLOCK 212160
2025-04-29 04:25:51 [DEBUG] clck_gen.py:102 IND CLOCK 212262
2025-04-29 04:25:51 [DEBUG] clck_gen.py:102 IND CLOCK 212364
2025-04-29 04:25:52 [DEBUG] clck_gen.py:102 IND CLOCK 212466
2025-04-29 04:25:52 [DEBUG] clck_gen.py:102 IND CLOCK 212568
2025-04-29 04:25:53 [DEBUG] clck_gen.py:102 IND CLOCK 212670
2025-04-29 04:25:53 [DEBUG] clck_gen.py:102 IND CLOCK 212772
2025-04-29 04:25:54 [DEBUG] clck_gen.py:102 IND CLOCK 212874
2025-04-29 04:25:54 [DEBUG] clck_gen.py:102 IND CLOCK 212976
2025-04-29 04:25:55 [DEBUG] clck_gen.py:102 IND CLOCK 213078
2025-04-29 04:25:55 [DEBUG] clck_gen.py:102 IND CLOCK 213180
2025-04-29 04:25:56 [DEBUG] clck_gen.py:102 IND CLOCK 213282
2025-04-29 04:25:56 [DEBUG] clck_gen.py:102 IND CLOCK 213384
2025-04-29 04:25:57 [DEBUG] clck_gen.py:102 IND CLOCK 213486
2025-04-29 04:25:57 [DEBUG] clck_gen.py:102 IND CLOCK 213588
2025-04-29 04:25:58 [DEBUG] clck_gen.py:102 IND CLOCK 213690
2025-04-29 04:25:58 [DEBUG] clck_gen.py:102 IND CLOCK 213792
2025-04-29 04:25:59 [DEBUG] clck_gen.py:102 IND CLOCK 213894
2025-04-29 04:25:59 [DEBUG] clck_gen.py:102 IND CLOCK 213996
2025-04-29 04:25:59 [DEBUG] clck_gen.py:102 IND CLOCK 214098
2025-04-29 04:26:00 [DEBUG] clck_gen.py:102 IND CLOCK 214200
2025-04-29 04:26:00 [DEBUG] clck_gen.py:102 IND CLOCK 214302
2025-04-29 04:26:01 [DEBUG] clck_gen.py:102 IND CLOCK 214404
2025-04-29 04:26:01 [DEBUG] clck_gen.py:102 IND CLOCK 214506
2025-04-29 04:26:02 [DEBUG] clck_gen.py:102 IND CLOCK 214608
2025-04-29 04:26:02 [DEBUG] clck_gen.py:102 IND CLOCK 214710
2025-04-29 04:26:03 [DEBUG] clck_gen.py:102 IND CLOCK 214812
2025-04-29 04:26:03 [DEBUG] clck_gen.py:102 IND CLOCK 214914
2025-04-29 04:26:04 [DEBUG] clck_gen.py:102 IND CLOCK 215016
2025-04-29 04:26:04 [DEBUG] clck_gen.py:102 IND CLOCK 215118
2025-04-29 04:26:05 [DEBUG] clck_gen.py:102 IND CLOCK 215220
2025-04-29 04:26:05 [DEBUG] clck_gen.py:102 IND CLOCK 215322
2025-04-29 04:26:06 [DEBUG] clck_gen.py:102 IND CLOCK 215424
2025-04-29 04:26:06 [DEBUG] clck_gen.py:102 IND CLOCK 215526
2025-04-29 04:26:07 [DEBUG] clck_gen.py:102 IND CLOCK 215628
2025-04-29 04:26:07 [DEBUG] clck_gen.py:102 IND CLOCK 215730
2025-04-29 04:26:08 [DEBUG] clck_gen.py:102 IND CLOCK 215832
2025-04-29 04:26:08 [DEBUG] clck_gen.py:102 IND CLOCK 215934
2025-04-29 04:26:09 [DEBUG] clck_gen.py:102 IND CLOCK 216036
2025-04-29 04:26:09 [DEBUG] clck_gen.py:102 IND CLOCK 216138
2025-04-29 04:26:10 [DEBUG] clck_gen.py:102 IND CLOCK 216240
2025-04-29 04:26:10 [DEBUG] clck_gen.py:102 IND CLOCK 216342
2025-04-29 04:26:11 [DEBUG] clck_gen.py:102 IND CLOCK 216444
2025-04-29 04:26:11 [DEBUG] clck_gen.py:102 IND CLOCK 216546
2025-04-29 04:26:12 [DEBUG] clck_gen.py:102 IND CLOCK 216648
2025-04-29 04:26:12 [DEBUG] clck_gen.py:102 IND CLOCK 216750
2025-04-29 04:26:13 [DEBUG] clck_gen.py:102 IND CLOCK 216852
2025-04-29 04:26:13 [DEBUG] clck_gen.py:102 IND CLOCK 216954
2025-04-29 04:26:14 [DEBUG] clck_gen.py:102 IND CLOCK 217056
2025-04-29 04:26:14 [DEBUG] clck_gen.py:102 IND CLOCK 217158
2025-04-29 04:26:15 [DEBUG] clck_gen.py:102 IND CLOCK 217260
2025-04-29 04:26:15 [DEBUG] clck_gen.py:102 IND CLOCK 217362
2025-04-29 04:26:16 [DEBUG] clck_gen.py:102 IND CLOCK 217464
2025-04-29 04:26:16 [DEBUG] clck_gen.py:102 IND CLOCK 217566
2025-04-29 04:26:17 [DEBUG] clck_gen.py:102 IND CLOCK 217668
2025-04-29 04:26:17 [DEBUG] clck_gen.py:102 IND CLOCK 217770
2025-04-29 04:26:18 [DEBUG] clck_gen.py:102 IND CLOCK 217872
2025-04-29 04:26:18 [DEBUG] clck_gen.py:102 IND CLOCK 217974
2025-04-29 04:26:18 [DEBUG] clck_gen.py:102 IND CLOCK 218076
2025-04-29 04:26:19 [DEBUG] clck_gen.py:102 IND CLOCK 218178
2025-04-29 04:26:19 [DEBUG] clck_gen.py:102 IND CLOCK 218280
2025-04-29 04:26:20 [DEBUG] clck_gen.py:102 IND CLOCK 218382
2025-04-29 04:26:20 [DEBUG] clck_gen.py:102 IND CLOCK 218484
2025-04-29 04:26:21 [DEBUG] clck_gen.py:102 IND CLOCK 218586
2025-04-29 04:26:21 [DEBUG] clck_gen.py:102 IND CLOCK 218688
2025-04-29 04:26:22 [DEBUG] clck_gen.py:102 IND CLOCK 218790
2025-04-29 04:26:22 [DEBUG] clck_gen.py:102 IND CLOCK 218892
2025-04-29 04:26:23 [DEBUG] clck_gen.py:102 IND CLOCK 218994
2025-04-29 04:26:23 [DEBUG] clck_gen.py:102 IND CLOCK 219096
2025-04-29 04:26:24 [DEBUG] clck_gen.py:102 IND CLOCK 219198
2025-04-29 04:26:24 [DEBUG] clck_gen.py:102 IND CLOCK 219300
2025-04-29 04:26:25 [DEBUG] clck_gen.py:102 IND CLOCK 219402
2025-04-29 04:26:25 [DEBUG] clck_gen.py:102 IND CLOCK 219504
2025-04-29 04:26:26 [DEBUG] clck_gen.py:102 IND CLOCK 219606
2025-04-29 04:26:26 [DEBUG] clck_gen.py:102 IND CLOCK 219708
2025-04-29 04:26:27 [DEBUG] clck_gen.py:102 IND CLOCK 219810
2025-04-29 04:26:27 [DEBUG] clck_gen.py:102 IND CLOCK 219912
2025-04-29 04:26:28 [DEBUG] clck_gen.py:102 IND CLOCK 220014
2025-04-29 04:26:28 [DEBUG] clck_gen.py:102 IND CLOCK 220116
2025-04-29 04:26:29 [DEBUG] clck_gen.py:102 IND CLOCK 220218
2025-04-29 04:26:29 [DEBUG] clck_gen.py:102 IND CLOCK 220320
2025-04-29 04:26:30 [DEBUG] clck_gen.py:102 IND CLOCK 220422
2025-04-29 04:26:30 [DEBUG] clck_gen.py:102 IND CLOCK 220524
2025-04-29 04:26:31 [DEBUG] clck_gen.py:102 IND CLOCK 220626
2025-04-29 04:26:31 [DEBUG] clck_gen.py:102 IND CLOCK 220728
2025-04-29 04:26:32 [DEBUG] clck_gen.py:102 IND CLOCK 220830
2025-04-29 04:26:32 [DEBUG] clck_gen.py:102 IND CLOCK 220932
2025-04-29 04:26:33 [DEBUG] clck_gen.py:102 IND CLOCK 221034
2025-04-29 04:26:33 [DEBUG] clck_gen.py:102 IND CLOCK 221136
2025-04-29 04:26:34 [DEBUG] clck_gen.py:102 IND CLOCK 221238
2025-04-29 04:26:34 [DEBUG] clck_gen.py:102 IND CLOCK 221340
2025-04-29 04:26:35 [DEBUG] clck_gen.py:102 IND CLOCK 221442
2025-04-29 04:26:35 [DEBUG] clck_gen.py:102 IND CLOCK 221544
2025-04-29 04:26:36 [DEBUG] clck_gen.py:102 IND CLOCK 221646
2025-04-29 04:26:36 [DEBUG] clck_gen.py:102 IND CLOCK 221748
2025-04-29 04:26:37 [DEBUG] clck_gen.py:102 IND CLOCK 221850
2025-04-29 04:26:37 [DEBUG] clck_gen.py:102 IND CLOCK 221952
2025-04-29 04:26:37 [DEBUG] clck_gen.py:102 IND CLOCK 222054
2025-04-29 04:26:38 [DEBUG] clck_gen.py:102 IND CLOCK 222156
2025-04-29 04:26:38 [DEBUG] clck_gen.py:102 IND CLOCK 222258
2025-04-29 04:26:39 [DEBUG] clck_gen.py:102 IND CLOCK 222360
2025-04-29 04:26:39 [DEBUG] clck_gen.py:102 IND CLOCK 222462
2025-04-29 04:26:40 [DEBUG] clck_gen.py:102 IND CLOCK 222564
2025-04-29 04:26:40 [DEBUG] clck_gen.py:102 IND CLOCK 222666
2025-04-29 04:26:41 [DEBUG] clck_gen.py:102 IND CLOCK 222768
2025-04-29 04:26:41 [DEBUG] clck_gen.py:102 IND CLOCK 222870
2025-04-29 04:26:42 [DEBUG] clck_gen.py:102 IND CLOCK 222972
2025-04-29 04:26:42 [DEBUG] clck_gen.py:102 IND CLOCK 223074
2025-04-29 04:26:43 [DEBUG] clck_gen.py:102 IND CLOCK 223176
2025-04-29 04:26:43 [DEBUG] clck_gen.py:102 IND CLOCK 223278
2025-04-29 04:26:44 [DEBUG] clck_gen.py:102 IND CLOCK 223380
2025-04-29 04:26:44 [DEBUG] clck_gen.py:102 IND CLOCK 223482
2025-04-29 04:26:45 [DEBUG] clck_gen.py:102 IND CLOCK 223584
2025-04-29 04:26:45 [DEBUG] clck_gen.py:102 IND CLOCK 223686
2025-04-29 04:26:46 [DEBUG] clck_gen.py:102 IND CLOCK 223788
2025-04-29 04:26:46 [DEBUG] clck_gen.py:102 IND CLOCK 223890
2025-04-29 04:26:47 [DEBUG] clck_gen.py:102 IND CLOCK 223992
2025-04-29 04:26:47 [DEBUG] clck_gen.py:102 IND CLOCK 224094
2025-04-29 04:26:48 [DEBUG] clck_gen.py:102 IND CLOCK 224196
2025-04-29 04:26:48 [DEBUG] clck_gen.py:102 IND CLOCK 224298
2025-04-29 04:26:49 [DEBUG] clck_gen.py:102 IND CLOCK 224400
2025-04-29 04:26:49 [DEBUG] clck_gen.py:102 IND CLOCK 224502
2025-04-29 04:26:50 [DEBUG] clck_gen.py:102 IND CLOCK 224604
2025-04-29 04:26:50 [DEBUG] clck_gen.py:102 IND CLOCK 224706
2025-04-29 04:26:51 [DEBUG] clck_gen.py:102 IND CLOCK 224808
2025-04-29 04:26:51 [DEBUG] clck_gen.py:102 IND CLOCK 224910
2025-04-29 04:26:52 [DEBUG] clck_gen.py:102 IND CLOCK 225012
2025-04-29 04:26:52 [DEBUG] clck_gen.py:102 IND CLOCK 225114
2025-04-29 04:26:53 [DEBUG] clck_gen.py:102 IND CLOCK 225216
2025-04-29 04:26:53 [DEBUG] clck_gen.py:102 IND CLOCK 225318
2025-04-29 04:26:54 [DEBUG] clck_gen.py:102 IND CLOCK 225420
2025-04-29 04:26:54 [DEBUG] clck_gen.py:102 IND CLOCK 225522
2025-04-29 04:26:54 [DEBUG] clck_gen.py:102 IND CLOCK 225624
2025-04-29 04:26:55 [DEBUG] clck_gen.py:102 IND CLOCK 225726
2025-04-29 04:26:55 [DEBUG] clck_gen.py:102 IND CLOCK 225828
2025-04-29 04:26:56 [DEBUG] clck_gen.py:102 IND CLOCK 225930
2025-04-29 04:26:56 [DEBUG] clck_gen.py:102 IND CLOCK 226032
2025-04-29 04:26:57 [DEBUG] clck_gen.py:102 IND CLOCK 226134
2025-04-29 04:26:57 [DEBUG] clck_gen.py:102 IND CLOCK 226236
2025-04-29 04:26:58 [DEBUG] clck_gen.py:102 IND CLOCK 226338
2025-04-29 04:26:58 [DEBUG] clck_gen.py:102 IND CLOCK 226440
2025-04-29 04:26:59 [DEBUG] clck_gen.py:102 IND CLOCK 226542
2025-04-29 04:26:59 [DEBUG] clck_gen.py:102 IND CLOCK 226644
2025-04-29 04:27:00 [DEBUG] clck_gen.py:102 IND CLOCK 226746
2025-04-29 04:27:00 [DEBUG] clck_gen.py:102 IND CLOCK 226848
2025-04-29 04:27:01 [DEBUG] clck_gen.py:102 IND CLOCK 226950
2025-04-29 04:27:01 [DEBUG] clck_gen.py:102 IND CLOCK 227052
2025-04-29 04:27:02 [DEBUG] clck_gen.py:102 IND CLOCK 227154
2025-04-29 04:27:02 [DEBUG] clck_gen.py:102 IND CLOCK 227256
2025-04-29 04:27:03 [DEBUG] clck_gen.py:102 IND CLOCK 227358
2025-04-29 04:27:03 [DEBUG] clck_gen.py:102 IND CLOCK 227460
2025-04-29 04:27:04 [DEBUG] clck_gen.py:102 IND CLOCK 227562
2025-04-29 04:27:04 [DEBUG] clck_gen.py:102 IND CLOCK 227664
2025-04-29 04:27:05 [DEBUG] clck_gen.py:102 IND CLOCK 227766
2025-04-29 04:27:05 [DEBUG] clck_gen.py:102 IND CLOCK 227868
2025-04-29 04:27:06 [DEBUG] clck_gen.py:102 IND CLOCK 227970
2025-04-29 04:27:06 [DEBUG] clck_gen.py:102 IND CLOCK 228072
2025-04-29 04:27:07 [DEBUG] clck_gen.py:102 IND CLOCK 228174
2025-04-29 04:27:07 [DEBUG] clck_gen.py:102 IND CLOCK 228276
2025-04-29 04:27:08 [DEBUG] clck_gen.py:102 IND CLOCK 228378
2025-04-29 04:27:08 [DEBUG] clck_gen.py:102 IND CLOCK 228480
2025-04-29 04:27:09 [DEBUG] clck_gen.py:102 IND CLOCK 228582
2025-04-29 04:27:09 [DEBUG] clck_gen.py:102 IND CLOCK 228684
2025-04-29 04:27:10 [DEBUG] clck_gen.py:102 IND CLOCK 228786
2025-04-29 04:27:10 [DEBUG] clck_gen.py:102 IND CLOCK 228888
2025-04-29 04:27:11 [DEBUG] clck_gen.py:102 IND CLOCK 228990
2025-04-29 04:27:11 [DEBUG] clck_gen.py:102 IND CLOCK 229092
2025-04-29 04:27:12 [DEBUG] clck_gen.py:102 IND CLOCK 229194
2025-04-29 04:27:12 [DEBUG] clck_gen.py:102 IND CLOCK 229296
2025-04-29 04:27:13 [DEBUG] clck_gen.py:102 IND CLOCK 229398
2025-04-29 04:27:13 [DEBUG] clck_gen.py:102 IND CLOCK 229500
2025-04-29 04:27:14 [DEBUG] clck_gen.py:102 IND CLOCK 229602
2025-04-29 04:27:14 [DEBUG] clck_gen.py:102 IND CLOCK 229704
2025-04-29 04:27:14 [DEBUG] clck_gen.py:102 IND CLOCK 229806
2025-04-29 04:27:15 [DEBUG] clck_gen.py:102 IND CLOCK 229908
2025-04-29 04:27:15 [DEBUG] clck_gen.py:102 IND CLOCK 230010
2025-04-29 04:27:16 [DEBUG] clck_gen.py:102 IND CLOCK 230112
2025-04-29 04:27:16 [DEBUG] clck_gen.py:102 IND CLOCK 230214
2025-04-29 04:27:17 [DEBUG] clck_gen.py:102 IND CLOCK 230316
2025-04-29 04:27:17 [DEBUG] clck_gen.py:102 IND CLOCK 230418
2025-04-29 04:27:18 [DEBUG] clck_gen.py:102 IND CLOCK 230520
2025-04-29 04:27:18 [DEBUG] clck_gen.py:102 IND CLOCK 230622
2025-04-29 04:27:19 [DEBUG] clck_gen.py:102 IND CLOCK 230724
2025-04-29 04:27:19 [DEBUG] clck_gen.py:102 IND CLOCK 230826
2025-04-29 04:27:20 [DEBUG] clck_gen.py:102 IND CLOCK 230928
2025-04-29 04:27:20 [DEBUG] clck_gen.py:102 IND CLOCK 231030
2025-04-29 04:27:21 [DEBUG] clck_gen.py:102 IND CLOCK 231132
2025-04-29 04:27:21 [DEBUG] clck_gen.py:102 IND CLOCK 231234
2025-04-29 04:27:22 [DEBUG] clck_gen.py:102 IND CLOCK 231336
2025-04-29 04:27:22 [DEBUG] clck_gen.py:102 IND CLOCK 231438
2025-04-29 04:27:23 [DEBUG] clck_gen.py:102 IND CLOCK 231540
2025-04-29 04:27:23 [DEBUG] clck_gen.py:102 IND CLOCK 231642
2025-04-29 04:27:24 [DEBUG] clck_gen.py:102 IND CLOCK 231744
2025-04-29 04:27:24 [DEBUG] clck_gen.py:102 IND CLOCK 231846
2025-04-29 04:27:25 [DEBUG] clck_gen.py:102 IND CLOCK 231948
2025-04-29 04:27:25 [DEBUG] clck_gen.py:102 IND CLOCK 232050
2025-04-29 04:27:26 [DEBUG] clck_gen.py:102 IND CLOCK 232152
2025-04-29 04:27:26 [DEBUG] clck_gen.py:102 IND CLOCK 232254
2025-04-29 04:27:27 [DEBUG] clck_gen.py:102 IND CLOCK 232356
2025-04-29 04:27:27 [DEBUG] clck_gen.py:102 IND CLOCK 232458
2025-04-29 04:27:28 [DEBUG] clck_gen.py:102 IND CLOCK 232560
2025-04-29 04:27:28 [DEBUG] clck_gen.py:102 IND CLOCK 232662
2025-04-29 04:27:29 [DEBUG] clck_gen.py:102 IND CLOCK 232764
2025-04-29 04:27:29 [DEBUG] clck_gen.py:102 IND CLOCK 232866
2025-04-29 04:27:30 [DEBUG] clck_gen.py:102 IND CLOCK 232968
2025-04-29 04:27:30 [DEBUG] clck_gen.py:102 IND CLOCK 233070
2025-04-29 04:27:31 [DEBUG] clck_gen.py:102 IND CLOCK 233172
2025-04-29 04:27:31 [DEBUG] clck_gen.py:102 IND CLOCK 233274
2025-04-29 04:27:32 [DEBUG] clck_gen.py:102 IND CLOCK 233376
2025-04-29 04:27:32 [DEBUG] clck_gen.py:102 IND CLOCK 233478
2025-04-29 04:27:32 [DEBUG] clck_gen.py:102 IND CLOCK 233580
2025-04-29 04:27:33 [DEBUG] clck_gen.py:102 IND CLOCK 233682
2025-04-29 04:27:33 [DEBUG] clck_gen.py:102 IND CLOCK 233784
2025-04-29 04:27:34 [DEBUG] clck_gen.py:102 IND CLOCK 233886
2025-04-29 04:27:34 [DEBUG] clck_gen.py:102 IND CLOCK 233988
2025-04-29 04:27:35 [DEBUG] clck_gen.py:102 IND CLOCK 234090
2025-04-29 04:27:35 [DEBUG] clck_gen.py:102 IND CLOCK 234192
2025-04-29 04:27:36 [DEBUG] clck_gen.py:102 IND CLOCK 234294
2025-04-29 04:27:36 [DEBUG] clck_gen.py:102 IND CLOCK 234396
2025-04-29 04:27:37 [DEBUG] clck_gen.py:102 IND CLOCK 234498
2025-04-29 04:27:37 [DEBUG] clck_gen.py:102 IND CLOCK 234600
2025-04-29 04:27:38 [DEBUG] clck_gen.py:102 IND CLOCK 234702
2025-04-29 04:27:38 [DEBUG] clck_gen.py:102 IND CLOCK 234804
2025-04-29 04:27:39 [DEBUG] clck_gen.py:102 IND CLOCK 234906
2025-04-29 04:27:39 [DEBUG] clck_gen.py:102 IND CLOCK 235008
2025-04-29 04:27:40 [DEBUG] clck_gen.py:102 IND CLOCK 235110
2025-04-29 04:27:40 [DEBUG] clck_gen.py:102 IND CLOCK 235212
2025-04-29 04:27:41 [DEBUG] clck_gen.py:102 IND CLOCK 235314
2025-04-29 04:27:41 [DEBUG] clck_gen.py:102 IND CLOCK 235416
2025-04-29 04:27:42 [DEBUG] clck_gen.py:102 IND CLOCK 235518
2025-04-29 04:27:42 [DEBUG] clck_gen.py:102 IND CLOCK 235620
2025-04-29 04:27:43 [DEBUG] clck_gen.py:102 IND CLOCK 235722
2025-04-29 04:27:43 [DEBUG] clck_gen.py:102 IND CLOCK 235824
2025-04-29 04:27:44 [DEBUG] clck_gen.py:102 IND CLOCK 235926
2025-04-29 04:27:44 [DEBUG] clck_gen.py:102 IND CLOCK 236028
2025-04-29 04:27:45 [DEBUG] clck_gen.py:102 IND CLOCK 236130
2025-04-29 04:27:45 [DEBUG] clck_gen.py:102 IND CLOCK 236232
2025-04-29 04:27:46 [DEBUG] clck_gen.py:102 IND CLOCK 236334
2025-04-29 04:27:46 [DEBUG] clck_gen.py:102 IND CLOCK 236436
2025-04-29 04:27:47 [DEBUG] clck_gen.py:102 IND CLOCK 236538
2025-04-29 04:27:47 [DEBUG] clck_gen.py:102 IND CLOCK 236640
2025-04-29 04:27:48 [DEBUG] clck_gen.py:102 IND CLOCK 236742
2025-04-29 04:27:48 [DEBUG] clck_gen.py:102 IND CLOCK 236844
2025-04-29 04:27:49 [DEBUG] clck_gen.py:102 IND CLOCK 236946
2025-04-29 04:27:49 [DEBUG] clck_gen.py:102 IND CLOCK 237048
2025-04-29 04:27:50 [DEBUG] clck_gen.py:102 IND CLOCK 237150
2025-04-29 04:27:50 [DEBUG] clck_gen.py:102 IND CLOCK 237252
2025-04-29 04:27:50 [DEBUG] clck_gen.py:102 IND CLOCK 237354
2025-04-29 04:27:51 [DEBUG] clck_gen.py:102 IND CLOCK 237456
2025-04-29 04:27:51 [DEBUG] clck_gen.py:102 IND CLOCK 237558
2025-04-29 04:27:52 [DEBUG] clck_gen.py:102 IND CLOCK 237660
2025-04-29 04:27:52 [DEBUG] clck_gen.py:102 IND CLOCK 237762
2025-04-29 04:27:53 [DEBUG] clck_gen.py:102 IND CLOCK 237864
2025-04-29 04:27:53 [DEBUG] clck_gen.py:102 IND CLOCK 237966
2025-04-29 04:27:54 [DEBUG] clck_gen.py:102 IND CLOCK 238068
2025-04-29 04:27:54 [DEBUG] clck_gen.py:102 IND CLOCK 238170
2025-04-29 04:27:55 [DEBUG] clck_gen.py:102 IND CLOCK 238272
2025-04-29 04:27:55 [DEBUG] clck_gen.py:102 IND CLOCK 238374
2025-04-29 04:27:56 [DEBUG] clck_gen.py:102 IND CLOCK 238476
2025-04-29 04:27:56 [DEBUG] clck_gen.py:102 IND CLOCK 238578
2025-04-29 04:27:57 [DEBUG] clck_gen.py:102 IND CLOCK 238680
2025-04-29 04:27:57 [DEBUG] clck_gen.py:102 IND CLOCK 238782
2025-04-29 04:27:58 [DEBUG] clck_gen.py:102 IND CLOCK 238884
2025-04-29 04:27:58 [DEBUG] clck_gen.py:102 IND CLOCK 238986
2025-04-29 04:27:59 [DEBUG] clck_gen.py:102 IND CLOCK 239088
2025-04-29 04:27:59 [DEBUG] clck_gen.py:102 IND CLOCK 239190
2025-04-29 04:28:00 [DEBUG] clck_gen.py:102 IND CLOCK 239292
2025-04-29 04:28:00 [DEBUG] clck_gen.py:102 IND CLOCK 239394
2025-04-29 04:28:01 [DEBUG] clck_gen.py:102 IND CLOCK 239496
2025-04-29 04:28:01 [DEBUG] clck_gen.py:102 IND CLOCK 239598
2025-04-29 04:28:02 [DEBUG] clck_gen.py:102 IND CLOCK 239700
2025-04-29 04:28:02 [DEBUG] clck_gen.py:102 IND CLOCK 239802
2025-04-29 04:28:03 [DEBUG] clck_gen.py:102 IND CLOCK 239904
2025-04-29 04:28:03 [DEBUG] clck_gen.py:102 IND CLOCK 240006
2025-04-29 04:28:03 [DEBUG] clck_gen.py:102 IND CLOCK 240108
2025-04-29 04:28:04 [DEBUG] clck_gen.py:102 IND CLOCK 240210
2025-04-29 04:28:04 [DEBUG] clck_gen.py:102 IND CLOCK 240312
2025-04-29 04:28:05 [DEBUG] clck_gen.py:102 IND CLOCK 240414
2025-04-29 04:28:05 [DEBUG] clck_gen.py:102 IND CLOCK 240516
2025-04-29 04:28:06 [DEBUG] clck_gen.py:102 IND CLOCK 240618
2025-04-29 04:28:06 [DEBUG] clck_gen.py:102 IND CLOCK 240720
2025-04-29 04:28:07 [DEBUG] clck_gen.py:102 IND CLOCK 240822
2025-04-29 04:28:07 [DEBUG] clck_gen.py:102 IND CLOCK 240924
2025-04-29 04:28:08 [DEBUG] clck_gen.py:102 IND CLOCK 241026
2025-04-29 04:28:08 [DEBUG] clck_gen.py:102 IND CLOCK 241128
2025-04-29 04:28:09 [DEBUG] clck_gen.py:102 IND CLOCK 241230
2025-04-29 04:28:09 [DEBUG] clck_gen.py:102 IND CLOCK 241332
2025-04-29 04:28:10 [DEBUG] clck_gen.py:102 IND CLOCK 241434
2025-04-29 04:28:10 [DEBUG] clck_gen.py:102 IND CLOCK 241536
2025-04-29 04:28:11 [DEBUG] clck_gen.py:102 IND CLOCK 241638
2025-04-29 04:28:11 [DEBUG] clck_gen.py:102 IND CLOCK 241740
2025-04-29 04:28:12 [DEBUG] clck_gen.py:102 IND CLOCK 241842
2025-04-29 04:28:12 [DEBUG] clck_gen.py:102 IND CLOCK 241944
2025-04-29 04:28:12 [DEBUG] clck_gen.py:102 IND CLOCK 242046
2025-04-29 04:28:13 [DEBUG] clck_gen.py:102 IND CLOCK 242148
2025-04-29 04:28:13 [DEBUG] clck_gen.py:102 IND CLOCK 242250
2025-04-29 04:28:14 [DEBUG] clck_gen.py:102 IND CLOCK 242352
2025-04-29 04:28:14 [DEBUG] clck_gen.py:102 IND CLOCK 242454
2025-04-29 04:28:15 [DEBUG] clck_gen.py:102 IND CLOCK 242556
2025-04-29 04:28:15 [DEBUG] clck_gen.py:102 IND CLOCK 242658
2025-04-29 04:28:16 [DEBUG] clck_gen.py:102 IND CLOCK 242760
2025-04-29 04:28:16 [DEBUG] clck_gen.py:102 IND CLOCK 242862
2025-04-29 04:28:17 [DEBUG] clck_gen.py:102 IND CLOCK 242964
2025-04-29 04:28:17 [DEBUG] clck_gen.py:102 IND CLOCK 243066
2025-04-29 04:28:18 [DEBUG] clck_gen.py:102 IND CLOCK 243168
2025-04-29 04:28:18 [DEBUG] clck_gen.py:102 IND CLOCK 243270
2025-04-29 04:28:19 [DEBUG] clck_gen.py:102 IND CLOCK 243372
2025-04-29 04:28:19 [DEBUG] clck_gen.py:102 IND CLOCK 243474
2025-04-29 04:28:20 [DEBUG] clck_gen.py:102 IND CLOCK 243576
2025-04-29 04:28:20 [DEBUG] clck_gen.py:102 IND CLOCK 243678
2025-04-29 04:28:21 [DEBUG] clck_gen.py:102 IND CLOCK 243780
2025-04-29 04:28:21 [DEBUG] clck_gen.py:102 IND CLOCK 243882
2025-04-29 04:28:21 [DEBUG] clck_gen.py:102 IND CLOCK 243984
2025-04-29 04:28:22 [DEBUG] clck_gen.py:102 IND CLOCK 244086
2025-04-29 04:28:22 [DEBUG] clck_gen.py:102 IND CLOCK 244188
2025-04-29 04:28:23 [DEBUG] clck_gen.py:102 IND CLOCK 244290
2025-04-29 04:28:23 [DEBUG] clck_gen.py:102 IND CLOCK 244392
2025-04-29 04:28:24 [DEBUG] clck_gen.py:102 IND CLOCK 244494
2025-04-29 04:28:24 [DEBUG] clck_gen.py:102 IND CLOCK 244596
2025-04-29 04:28:25 [DEBUG] clck_gen.py:102 IND CLOCK 244698
2025-04-29 04:28:25 [DEBUG] clck_gen.py:102 IND CLOCK 244800
2025-04-29 04:28:26 [DEBUG] clck_gen.py:102 IND CLOCK 244902
2025-04-29 04:28:26 [DEBUG] clck_gen.py:102 IND CLOCK 245004
2025-04-29 04:28:27 [DEBUG] clck_gen.py:102 IND CLOCK 245106
2025-04-29 04:28:27 [DEBUG] clck_gen.py:102 IND CLOCK 245208
2025-04-29 04:28:28 [DEBUG] clck_gen.py:102 IND CLOCK 245310
2025-04-29 04:28:28 [DEBUG] clck_gen.py:102 IND CLOCK 245412
2025-04-29 04:28:29 [DEBUG] clck_gen.py:102 IND CLOCK 245514
2025-04-29 04:28:29 [DEBUG] clck_gen.py:102 IND CLOCK 245616
2025-04-29 04:28:30 [DEBUG] clck_gen.py:102 IND CLOCK 245718
2025-04-29 04:28:30 [DEBUG] clck_gen.py:102 IND CLOCK 245820
2025-04-29 04:28:30 [DEBUG] clck_gen.py:102 IND CLOCK 245922
2025-04-29 04:28:31 [DEBUG] clck_gen.py:102 IND CLOCK 246024
2025-04-29 04:28:31 [DEBUG] clck_gen.py:102 IND CLOCK 246126
2025-04-29 04:28:32 [DEBUG] clck_gen.py:102 IND CLOCK 246228
2025-04-29 04:28:32 [DEBUG] clck_gen.py:102 IND CLOCK 246330
2025-04-29 04:28:33 [DEBUG] clck_gen.py:102 IND CLOCK 246432
2025-04-29 04:28:33 [DEBUG] clck_gen.py:102 IND CLOCK 246534
2025-04-29 04:28:34 [DEBUG] clck_gen.py:102 IND CLOCK 246636
2025-04-29 04:28:34 [DEBUG] clck_gen.py:102 IND CLOCK 246738
2025-04-29 04:28:35 [DEBUG] clck_gen.py:102 IND CLOCK 246840
2025-04-29 04:28:35 [DEBUG] clck_gen.py:102 IND CLOCK 246942
2025-04-29 04:28:36 [DEBUG] clck_gen.py:102 IND CLOCK 247044
2025-04-29 04:28:36 [DEBUG] clck_gen.py:102 IND CLOCK 247146
2025-04-29 04:28:37 [DEBUG] clck_gen.py:102 IND CLOCK 247248
2025-04-29 04:28:37 [DEBUG] clck_gen.py:102 IND CLOCK 247350
2025-04-29 04:28:38 [DEBUG] clck_gen.py:102 IND CLOCK 247452
2025-04-29 04:28:38 [DEBUG] clck_gen.py:102 IND CLOCK 247554
2025-04-29 04:28:39 [DEBUG] clck_gen.py:102 IND CLOCK 247656
2025-04-29 04:28:39 [DEBUG] clck_gen.py:102 IND CLOCK 247758
2025-04-29 04:28:40 [DEBUG] clck_gen.py:102 IND CLOCK 247860
2025-04-29 04:28:40 [DEBUG] clck_gen.py:102 IND CLOCK 247962
2025-04-29 04:28:41 [DEBUG] clck_gen.py:102 IND CLOCK 248064
2025-04-29 04:28:41 [DEBUG] clck_gen.py:102 IND CLOCK 248166
2025-04-29 04:28:41 [DEBUG] clck_gen.py:102 IND CLOCK 248268
2025-04-29 04:28:42 [DEBUG] clck_gen.py:102 IND CLOCK 248370
2025-04-29 04:28:42 [DEBUG] clck_gen.py:102 IND CLOCK 248472
2025-04-29 04:28:43 [DEBUG] clck_gen.py:102 IND CLOCK 248574
2025-04-29 04:28:43 [DEBUG] clck_gen.py:102 IND CLOCK 248676
2025-04-29 04:28:44 [DEBUG] clck_gen.py:102 IND CLOCK 248778
2025-04-29 04:28:44 [DEBUG] clck_gen.py:102 IND CLOCK 248880
2025-04-29 04:28:45 [DEBUG] clck_gen.py:102 IND CLOCK 248982
2025-04-29 04:28:45 [DEBUG] clck_gen.py:102 IND CLOCK 249084
2025-04-29 04:28:46 [DEBUG] clck_gen.py:102 IND CLOCK 249186
2025-04-29 04:28:46 [DEBUG] clck_gen.py:102 IND CLOCK 249288
2025-04-29 04:28:47 [DEBUG] clck_gen.py:102 IND CLOCK 249390
2025-04-29 04:28:47 [DEBUG] clck_gen.py:102 IND CLOCK 249492
2025-04-29 04:28:48 [DEBUG] clck_gen.py:102 IND CLOCK 249594
2025-04-29 04:28:48 [DEBUG] clck_gen.py:102 IND CLOCK 249696
2025-04-29 04:28:49 [DEBUG] clck_gen.py:102 IND CLOCK 249798
2025-04-29 04:28:49 [DEBUG] clck_gen.py:102 IND CLOCK 249900
2025-04-29 04:28:50 [DEBUG] clck_gen.py:102 IND CLOCK 250002
2025-04-29 04:28:50 [DEBUG] clck_gen.py:102 IND CLOCK 250104
2025-04-29 04:28:51 [DEBUG] clck_gen.py:102 IND CLOCK 250206
2025-04-29 04:28:51 [DEBUG] clck_gen.py:102 IND CLOCK 250308
2025-04-29 04:28:52 [DEBUG] clck_gen.py:102 IND CLOCK 250410
2025-04-29 04:28:52 [DEBUG] clck_gen.py:102 IND CLOCK 250512
2025-04-29 04:28:52 [DEBUG] clck_gen.py:102 IND CLOCK 250614
2025-04-29 04:28:53 [DEBUG] clck_gen.py:102 IND CLOCK 250716
2025-04-29 04:28:53 [DEBUG] clck_gen.py:102 IND CLOCK 250818
2025-04-29 04:28:54 [DEBUG] clck_gen.py:102 IND CLOCK 250920
2025-04-29 04:28:54 [DEBUG] clck_gen.py:102 IND CLOCK 251022
2025-04-29 04:28:55 [DEBUG] clck_gen.py:102 IND CLOCK 251124
2025-04-29 04:28:55 [DEBUG] clck_gen.py:102 IND CLOCK 251226
2025-04-29 04:28:56 [DEBUG] clck_gen.py:102 IND CLOCK 251328
2025-04-29 04:28:56 [DEBUG] clck_gen.py:102 IND CLOCK 251430
2025-04-29 04:28:57 [DEBUG] clck_gen.py:102 IND CLOCK 251532
2025-04-29 04:28:57 [DEBUG] clck_gen.py:102 IND CLOCK 251634
2025-04-29 04:28:58 [DEBUG] clck_gen.py:102 IND CLOCK 251736
2025-04-29 04:28:58 [DEBUG] clck_gen.py:102 IND CLOCK 251838
2025-04-29 04:28:59 [DEBUG] clck_gen.py:102 IND CLOCK 251940
2025-04-29 04:28:59 [DEBUG] clck_gen.py:102 IND CLOCK 252042
2025-04-29 04:29:00 [DEBUG] clck_gen.py:102 IND CLOCK 252144
2025-04-29 04:29:00 [DEBUG] clck_gen.py:102 IND CLOCK 252246
2025-04-29 04:29:01 [DEBUG] clck_gen.py:102 IND CLOCK 252348
2025-04-29 04:29:01 [DEBUG] clck_gen.py:102 IND CLOCK 252450
2025-04-29 04:29:02 [DEBUG] clck_gen.py:102 IND CLOCK 252552
2025-04-29 04:29:02 [DEBUG] clck_gen.py:102 IND CLOCK 252654
2025-04-29 04:29:02 [DEBUG] clck_gen.py:102 IND CLOCK 252756
2025-04-29 04:29:03 [DEBUG] clck_gen.py:102 IND CLOCK 252858
2025-04-29 04:29:03 [DEBUG] clck_gen.py:102 IND CLOCK 252960
2025-04-29 04:29:04 [DEBUG] clck_gen.py:102 IND CLOCK 253062
2025-04-29 04:29:04 [DEBUG] clck_gen.py:102 IND CLOCK 253164
2025-04-29 04:29:05 [DEBUG] clck_gen.py:102 IND CLOCK 253266
2025-04-29 04:29:05 [DEBUG] clck_gen.py:102 IND CLOCK 253368
2025-04-29 04:29:06 [DEBUG] clck_gen.py:102 IND CLOCK 253470
2025-04-29 04:29:06 [DEBUG] clck_gen.py:102 IND CLOCK 253572
2025-04-29 04:29:07 [DEBUG] clck_gen.py:102 IND CLOCK 253674
2025-04-29 04:29:07 [DEBUG] clck_gen.py:102 IND CLOCK 253776
2025-04-29 04:29:08 [DEBUG] clck_gen.py:102 IND CLOCK 253878
2025-04-29 04:29:08 [DEBUG] clck_gen.py:102 IND CLOCK 253980
2025-04-29 04:29:09 [DEBUG] clck_gen.py:102 IND CLOCK 254082
2025-04-29 04:29:09 [DEBUG] clck_gen.py:102 IND CLOCK 254184
2025-04-29 04:29:10 [DEBUG] clck_gen.py:102 IND CLOCK 254286
2025-04-29 04:29:10 [DEBUG] clck_gen.py:102 IND CLOCK 254388
2025-04-29 04:29:11 [DEBUG] clck_gen.py:102 IND CLOCK 254490
2025-04-29 04:29:11 [DEBUG] clck_gen.py:102 IND CLOCK 254592
2025-04-29 04:29:11 [DEBUG] clck_gen.py:102 IND CLOCK 254694
2025-04-29 04:29:12 [DEBUG] clck_gen.py:102 IND CLOCK 254796
2025-04-29 04:29:12 [DEBUG] clck_gen.py:102 IND CLOCK 254898
2025-04-29 04:29:13 [DEBUG] clck_gen.py:102 IND CLOCK 255000
2025-04-29 04:29:13 [DEBUG] clck_gen.py:102 IND CLOCK 255102
2025-04-29 04:29:14 [DEBUG] clck_gen.py:102 IND CLOCK 255204
2025-04-29 04:29:14 [DEBUG] clck_gen.py:102 IND CLOCK 255306
2025-04-29 04:29:15 [DEBUG] clck_gen.py:102 IND CLOCK 255408
2025-04-29 04:29:15 [DEBUG] clck_gen.py:102 IND CLOCK 255510
2025-04-29 04:29:16 [DEBUG] clck_gen.py:102 IND CLOCK 255612
2025-04-29 04:29:16 [DEBUG] clck_gen.py:102 IND CLOCK 255714
2025-04-29 04:29:17 [DEBUG] clck_gen.py:102 IND CLOCK 255816
2025-04-29 04:29:17 [DEBUG] clck_gen.py:102 IND CLOCK 255918
2025-04-29 04:29:18 [DEBUG] clck_gen.py:102 IND CLOCK 256020
2025-04-29 04:29:18 [DEBUG] clck_gen.py:102 IND CLOCK 256122
2025-04-29 04:29:19 [DEBUG] clck_gen.py:102 IND CLOCK 256224
2025-04-29 04:29:19 [DEBUG] clck_gen.py:102 IND CLOCK 256326
2025-04-29 04:29:20 [DEBUG] clck_gen.py:102 IND CLOCK 256428
2025-04-29 04:29:20 [DEBUG] clck_gen.py:102 IND CLOCK 256530
2025-04-29 04:29:20 [DEBUG] clck_gen.py:102 IND CLOCK 256632
2025-04-29 04:29:21 [DEBUG] clck_gen.py:102 IND CLOCK 256734
2025-04-29 04:29:21 [DEBUG] clck_gen.py:102 IND CLOCK 256836
2025-04-29 04:29:22 [DEBUG] clck_gen.py:102 IND CLOCK 256938
2025-04-29 04:29:22 [DEBUG] clck_gen.py:102 IND CLOCK 257040
2025-04-29 04:29:23 [DEBUG] clck_gen.py:102 IND CLOCK 257142
2025-04-29 04:29:23 [DEBUG] clck_gen.py:102 IND CLOCK 257244
2025-04-29 04:29:24 [DEBUG] clck_gen.py:102 IND CLOCK 257346
2025-04-29 04:29:24 [DEBUG] clck_gen.py:102 IND CLOCK 257448
2025-04-29 04:29:25 [DEBUG] clck_gen.py:102 IND CLOCK 257550
2025-04-29 04:29:25 [DEBUG] clck_gen.py:102 IND CLOCK 257652
2025-04-29 04:29:26 [DEBUG] clck_gen.py:102 IND CLOCK 257754
2025-04-29 04:29:26 [DEBUG] clck_gen.py:102 IND CLOCK 257856
2025-04-29 04:29:27 [DEBUG] clck_gen.py:102 IND CLOCK 257958
2025-04-29 04:29:27 [DEBUG] clck_gen.py:102 IND CLOCK 258060
2025-04-29 04:29:28 [DEBUG] clck_gen.py:102 IND CLOCK 258162
2025-04-29 04:29:28 [DEBUG] clck_gen.py:102 IND CLOCK 258264
2025-04-29 04:29:29 [DEBUG] clck_gen.py:102 IND CLOCK 258366
2025-04-29 04:29:29 [DEBUG] clck_gen.py:102 IND CLOCK 258468
2025-04-29 04:29:29 [DEBUG] clck_gen.py:102 IND CLOCK 258570
2025-04-29 04:29:30 [DEBUG] clck_gen.py:102 IND CLOCK 258672
2025-04-29 04:29:30 [DEBUG] clck_gen.py:102 IND CLOCK 258774
2025-04-29 04:29:31 [DEBUG] clck_gen.py:102 IND CLOCK 258876
2025-04-29 04:29:31 [DEBUG] clck_gen.py:102 IND CLOCK 258978
2025-04-29 04:29:32 [DEBUG] clck_gen.py:102 IND CLOCK 259080
2025-04-29 04:29:32 [DEBUG] clck_gen.py:102 IND CLOCK 259182
2025-04-29 04:29:33 [DEBUG] clck_gen.py:102 IND CLOCK 259284
2025-04-29 04:29:33 [DEBUG] clck_gen.py:102 IND CLOCK 259386
2025-04-29 04:29:34 [DEBUG] clck_gen.py:102 IND CLOCK 259488
2025-04-29 04:29:34 [DEBUG] clck_gen.py:102 IND CLOCK 259590
2025-04-29 04:29:35 [DEBUG] clck_gen.py:102 IND CLOCK 259692
2025-04-29 04:29:35 [DEBUG] clck_gen.py:102 IND CLOCK 259794
2025-04-29 04:29:36 [DEBUG] clck_gen.py:102 IND CLOCK 259896
2025-04-29 04:29:36 [DEBUG] clck_gen.py:102 IND CLOCK 259998
2025-04-29 04:29:37 [DEBUG] clck_gen.py:102 IND CLOCK 260100
2025-04-29 04:29:37 [DEBUG] clck_gen.py:102 IND CLOCK 260202
2025-04-29 04:29:38 [DEBUG] clck_gen.py:102 IND CLOCK 260304
2025-04-29 04:29:38 [DEBUG] clck_gen.py:102 IND CLOCK 260406
2025-04-29 04:29:39 [DEBUG] clck_gen.py:102 IND CLOCK 260508
2025-04-29 04:29:39 [DEBUG] clck_gen.py:102 IND CLOCK 260610
2025-04-29 04:29:39 [DEBUG] clck_gen.py:102 IND CLOCK 260712
2025-04-29 04:29:40 [DEBUG] clck_gen.py:102 IND CLOCK 260814
2025-04-29 04:29:40 [DEBUG] clck_gen.py:102 IND CLOCK 260916
2025-04-29 04:29:41 [DEBUG] clck_gen.py:102 IND CLOCK 261018
2025-04-29 04:29:41 [DEBUG] clck_gen.py:102 IND CLOCK 261120
2025-04-29 04:29:42 [DEBUG] clck_gen.py:102 IND CLOCK 261222
2025-04-29 04:29:42 [DEBUG] clck_gen.py:102 IND CLOCK 261324
2025-04-29 04:29:43 [DEBUG] clck_gen.py:102 IND CLOCK 261426
2025-04-29 04:29:43 [DEBUG] clck_gen.py:102 IND CLOCK 261528
2025-04-29 04:29:44 [DEBUG] clck_gen.py:102 IND CLOCK 261630
2025-04-29 04:29:44 [DEBUG] clck_gen.py:102 IND CLOCK 261732
2025-04-29 04:29:45 [DEBUG] clck_gen.py:102 IND CLOCK 261834
2025-04-29 04:29:45 [DEBUG] clck_gen.py:102 IND CLOCK 261936
2025-04-29 04:29:46 [DEBUG] clck_gen.py:102 IND CLOCK 262038
2025-04-29 04:29:46 [DEBUG] clck_gen.py:102 IND CLOCK 262140
2025-04-29 04:29:47 [DEBUG] clck_gen.py:102 IND CLOCK 262242
2025-04-29 04:29:47 [DEBUG] clck_gen.py:102 IND CLOCK 262344
2025-04-29 04:29:48 [DEBUG] clck_gen.py:102 IND CLOCK 262446
2025-04-29 04:29:48 [DEBUG] clck_gen.py:102 IND CLOCK 262548
2025-04-29 04:29:49 [DEBUG] clck_gen.py:102 IND CLOCK 262650
2025-04-29 04:29:49 [DEBUG] clck_gen.py:102 IND CLOCK 262752
2025-04-29 04:29:50 [DEBUG] clck_gen.py:102 IND CLOCK 262854
2025-04-29 04:29:50 [DEBUG] clck_gen.py:102 IND CLOCK 262956
2025-04-29 04:29:50 [DEBUG] clck_gen.py:102 IND CLOCK 263058
2025-04-29 04:29:51 [DEBUG] clck_gen.py:102 IND CLOCK 263160
2025-04-29 04:29:51 [DEBUG] clck_gen.py:102 IND CLOCK 263262
2025-04-29 04:29:52 [DEBUG] clck_gen.py:102 IND CLOCK 263364
2025-04-29 04:29:52 [DEBUG] clck_gen.py:102 IND CLOCK 263466
2025-04-29 04:29:53 [DEBUG] clck_gen.py:102 IND CLOCK 263568
2025-04-29 04:29:53 [DEBUG] clck_gen.py:102 IND CLOCK 263670
2025-04-29 04:29:54 [DEBUG] clck_gen.py:102 IND CLOCK 263772
2025-04-29 04:29:54 [DEBUG] clck_gen.py:102 IND CLOCK 263874
2025-04-29 04:29:55 [DEBUG] clck_gen.py:102 IND CLOCK 263976
2025-04-29 04:29:55 [DEBUG] clck_gen.py:102 IND CLOCK 264078
2025-04-29 04:29:56 [DEBUG] clck_gen.py:102 IND CLOCK 264180
2025-04-29 04:29:56 [DEBUG] clck_gen.py:102 IND CLOCK 264282
2025-04-29 04:29:57 [DEBUG] clck_gen.py:102 IND CLOCK 264384
2025-04-29 04:29:57 [DEBUG] clck_gen.py:102 IND CLOCK 264486
2025-04-29 04:29:58 [DEBUG] clck_gen.py:102 IND CLOCK 264588
2025-04-29 04:29:58 [DEBUG] clck_gen.py:102 IND CLOCK 264690
2025-04-29 04:29:59 [DEBUG] clck_gen.py:102 IND CLOCK 264792
2025-04-29 04:29:59 [DEBUG] clck_gen.py:102 IND CLOCK 264894
2025-04-29 04:30:00 [DEBUG] clck_gen.py:102 IND CLOCK 264996
2025-04-29 04:30:00 [DEBUG] clck_gen.py:102 IND CLOCK 265098
2025-04-29 04:30:00 [DEBUG] clck_gen.py:102 IND CLOCK 265200
2025-04-29 04:30:01 [DEBUG] clck_gen.py:102 IND CLOCK 265302
2025-04-29 04:30:01 [DEBUG] clck_gen.py:102 IND CLOCK 265404
2025-04-29 04:30:02 [DEBUG] clck_gen.py:102 IND CLOCK 265506
2025-04-29 04:30:02 [DEBUG] clck_gen.py:102 IND CLOCK 265608
2025-04-29 04:30:03 [DEBUG] clck_gen.py:102 IND CLOCK 265710
2025-04-29 04:30:03 [DEBUG] clck_gen.py:102 IND CLOCK 265812
2025-04-29 04:30:04 [DEBUG] clck_gen.py:102 IND CLOCK 265914
2025-04-29 04:30:04 [DEBUG] clck_gen.py:102 IND CLOCK 266016
2025-04-29 04:30:05 [DEBUG] clck_gen.py:102 IND CLOCK 266118
2025-04-29 04:30:05 [DEBUG] clck_gen.py:102 IND CLOCK 266220
2025-04-29 04:30:06 [DEBUG] clck_gen.py:102 IND CLOCK 266322
2025-04-29 04:30:06 [DEBUG] clck_gen.py:102 IND CLOCK 266424
2025-04-29 04:30:07 [DEBUG] clck_gen.py:102 IND CLOCK 266526
2025-04-29 04:30:07 [DEBUG] clck_gen.py:102 IND CLOCK 266628
2025-04-29 04:30:08 [DEBUG] clck_gen.py:102 IND CLOCK 266730
2025-04-29 04:30:08 [DEBUG] clck_gen.py:102 IND CLOCK 266832
2025-04-29 04:30:09 [DEBUG] clck_gen.py:102 IND CLOCK 266934
2025-04-29 04:30:09 [DEBUG] clck_gen.py:102 IND CLOCK 267036
2025-04-29 04:30:10 [DEBUG] clck_gen.py:102 IND CLOCK 267138
2025-04-29 04:30:10 [DEBUG] clck_gen.py:102 IND CLOCK 267240
2025-04-29 04:30:11 [DEBUG] clck_gen.py:102 IND CLOCK 267342
2025-04-29 04:30:11 [DEBUG] clck_gen.py:102 IND CLOCK 267444
2025-04-29 04:30:12 [DEBUG] clck_gen.py:102 IND CLOCK 267546
2025-04-29 04:30:12 [DEBUG] clck_gen.py:102 IND CLOCK 267648
2025-04-29 04:30:12 [DEBUG] clck_gen.py:102 IND CLOCK 267750
2025-04-29 04:30:13 [DEBUG] clck_gen.py:102 IND CLOCK 267852
2025-04-29 04:30:13 [DEBUG] clck_gen.py:102 IND CLOCK 267954
2025-04-29 04:30:14 [DEBUG] clck_gen.py:102 IND CLOCK 268056
2025-04-29 04:30:14 [DEBUG] clck_gen.py:102 IND CLOCK 268158
2025-04-29 04:30:15 [DEBUG] clck_gen.py:102 IND CLOCK 268260
2025-04-29 04:30:15 [DEBUG] clck_gen.py:102 IND CLOCK 268362
2025-04-29 04:30:16 [DEBUG] clck_gen.py:102 IND CLOCK 268464
2025-04-29 04:30:16 [DEBUG] clck_gen.py:102 IND CLOCK 268566
2025-04-29 04:30:17 [DEBUG] clck_gen.py:102 IND CLOCK 268668
2025-04-29 04:30:17 [DEBUG] clck_gen.py:102 IND CLOCK 268770
2025-04-29 04:30:18 [DEBUG] clck_gen.py:102 IND CLOCK 268872
2025-04-29 04:30:18 [DEBUG] clck_gen.py:102 IND CLOCK 268974
2025-04-29 04:30:19 [DEBUG] clck_gen.py:102 IND CLOCK 269076
2025-04-29 04:30:19 [DEBUG] clck_gen.py:102 IND CLOCK 269178
2025-04-29 04:30:20 [DEBUG] clck_gen.py:102 IND CLOCK 269280
2025-04-29 04:30:20 [DEBUG] clck_gen.py:102 IND CLOCK 269382
2025-04-29 04:30:21 [DEBUG] clck_gen.py:102 IND CLOCK 269484
2025-04-29 04:30:21 [DEBUG] clck_gen.py:102 IND CLOCK 269586
2025-04-29 04:30:22 [DEBUG] clck_gen.py:102 IND CLOCK 269688
2025-04-29 04:30:22 [DEBUG] clck_gen.py:102 IND CLOCK 269790
2025-04-29 04:30:23 [DEBUG] clck_gen.py:102 IND CLOCK 269892
2025-04-29 04:30:23 [DEBUG] clck_gen.py:102 IND CLOCK 269994
2025-04-29 04:30:24 [DEBUG] clck_gen.py:102 IND CLOCK 270096
2025-04-29 04:30:24 [DEBUG] clck_gen.py:102 IND CLOCK 270198
2025-04-29 04:30:25 [DEBUG] clck_gen.py:102 IND CLOCK 270300
2025-04-29 04:30:25 [DEBUG] clck_gen.py:102 IND CLOCK 270402
2025-04-29 04:30:25 [DEBUG] clck_gen.py:102 IND CLOCK 270504
2025-04-29 04:30:26 [DEBUG] clck_gen.py:102 IND CLOCK 270606
2025-04-29 04:30:26 [DEBUG] clck_gen.py:102 IND CLOCK 270708
2025-04-29 04:30:27 [DEBUG] clck_gen.py:102 IND CLOCK 270810
2025-04-29 04:30:27 [DEBUG] clck_gen.py:102 IND CLOCK 270912
2025-04-29 04:30:28 [DEBUG] clck_gen.py:102 IND CLOCK 271014
2025-04-29 04:30:28 [DEBUG] clck_gen.py:102 IND CLOCK 271116
2025-04-29 04:30:29 [DEBUG] clck_gen.py:102 IND CLOCK 271218
2025-04-29 04:30:29 [DEBUG] clck_gen.py:102 IND CLOCK 271320
2025-04-29 04:30:30 [DEBUG] clck_gen.py:102 IND CLOCK 271422
2025-04-29 04:30:30 [DEBUG] clck_gen.py:102 IND CLOCK 271524
2025-04-29 04:30:31 [DEBUG] clck_gen.py:102 IND CLOCK 271626
2025-04-29 04:30:31 [DEBUG] clck_gen.py:102 IND CLOCK 271728
2025-04-29 04:30:32 [DEBUG] clck_gen.py:102 IND CLOCK 271830
2025-04-29 04:30:32 [DEBUG] clck_gen.py:102 IND CLOCK 271932
2025-04-29 04:30:33 [DEBUG] clck_gen.py:102 IND CLOCK 272034
2025-04-29 04:30:33 [DEBUG] clck_gen.py:102 IND CLOCK 272136
2025-04-29 04:30:34 [DEBUG] clck_gen.py:102 IND CLOCK 272238
2025-04-29 04:30:34 [DEBUG] clck_gen.py:102 IND CLOCK 272340
2025-04-29 04:30:35 [DEBUG] clck_gen.py:102 IND CLOCK 272442
2025-04-29 04:30:35 [DEBUG] clck_gen.py:102 IND CLOCK 272544
2025-04-29 04:30:36 [DEBUG] clck_gen.py:102 IND CLOCK 272646
2025-04-29 04:30:36 [DEBUG] clck_gen.py:102 IND CLOCK 272748
2025-04-29 04:30:37 [DEBUG] clck_gen.py:102 IND CLOCK 272850
2025-04-29 04:30:37 [DEBUG] clck_gen.py:102 IND CLOCK 272952
2025-04-29 04:30:38 [DEBUG] clck_gen.py:102 IND CLOCK 273054
2025-04-29 04:30:38 [DEBUG] clck_gen.py:102 IND CLOCK 273156
2025-04-29 04:30:38 [DEBUG] clck_gen.py:102 IND CLOCK 273258
2025-04-29 04:30:39 [DEBUG] clck_gen.py:102 IND CLOCK 273360
2025-04-29 04:30:39 [DEBUG] clck_gen.py:102 IND CLOCK 273462
2025-04-29 04:30:40 [DEBUG] clck_gen.py:102 IND CLOCK 273564
2025-04-29 04:30:40 [DEBUG] clck_gen.py:102 IND CLOCK 273666
2025-04-29 04:30:41 [DEBUG] clck_gen.py:102 IND CLOCK 273768
2025-04-29 04:30:41 [DEBUG] clck_gen.py:102 IND CLOCK 273870
2025-04-29 04:30:42 [DEBUG] clck_gen.py:102 IND CLOCK 273972
2025-04-29 04:30:42 [DEBUG] clck_gen.py:102 IND CLOCK 274074
2025-04-29 04:30:43 [DEBUG] clck_gen.py:102 IND CLOCK 274176
2025-04-29 04:30:43 [DEBUG] clck_gen.py:102 IND CLOCK 274278
2025-04-29 04:30:44 [DEBUG] clck_gen.py:102 IND CLOCK 274380
2025-04-29 04:30:44 [DEBUG] clck_gen.py:102 IND CLOCK 274482
2025-04-29 04:30:45 [DEBUG] clck_gen.py:102 IND CLOCK 274584
2025-04-29 04:30:45 [DEBUG] clck_gen.py:102 IND CLOCK 274686
2025-04-29 04:30:46 [DEBUG] clck_gen.py:102 IND CLOCK 274788
2025-04-29 04:30:46 [DEBUG] clck_gen.py:102 IND CLOCK 274890
2025-04-29 04:30:47 [DEBUG] clck_gen.py:102 IND CLOCK 274992
2025-04-29 04:30:47 [DEBUG] clck_gen.py:102 IND CLOCK 275094
2025-04-29 04:30:48 [DEBUG] clck_gen.py:102 IND CLOCK 275196
2025-04-29 04:30:48 [DEBUG] clck_gen.py:102 IND CLOCK 275298
2025-04-29 04:30:49 [DEBUG] clck_gen.py:102 IND CLOCK 275400
2025-04-29 04:30:49 [DEBUG] clck_gen.py:102 IND CLOCK 275502
2025-04-29 04:30:50 [DEBUG] clck_gen.py:102 IND CLOCK 275604
2025-04-29 04:30:50 [DEBUG] clck_gen.py:102 IND CLOCK 275706
2025-04-29 04:30:51 [DEBUG] clck_gen.py:102 IND CLOCK 275808
2025-04-29 04:30:51 [DEBUG] clck_gen.py:102 IND CLOCK 275910
2025-04-29 04:30:52 [DEBUG] clck_gen.py:102 IND CLOCK 276012
2025-04-29 04:30:52 [DEBUG] clck_gen.py:102 IND CLOCK 276114
2025-04-29 04:30:53 [DEBUG] clck_gen.py:102 IND CLOCK 276216
2025-04-29 04:30:53 [DEBUG] clck_gen.py:102 IND CLOCK 276318
2025-04-29 04:30:53 [DEBUG] clck_gen.py:102 IND CLOCK 276420
2025-04-29 04:30:54 [DEBUG] clck_gen.py:102 IND CLOCK 276522
2025-04-29 04:30:54 [DEBUG] clck_gen.py:102 IND CLOCK 276624
2025-04-29 04:30:55 [DEBUG] clck_gen.py:102 IND CLOCK 276726
2025-04-29 04:30:55 [DEBUG] clck_gen.py:102 IND CLOCK 276828
2025-04-29 04:30:56 [DEBUG] clck_gen.py:102 IND CLOCK 276930
2025-04-29 04:30:56 [DEBUG] clck_gen.py:102 IND CLOCK 277032
2025-04-29 04:30:57 [DEBUG] clck_gen.py:102 IND CLOCK 277134
2025-04-29 04:30:57 [DEBUG] clck_gen.py:102 IND CLOCK 277236
2025-04-29 04:30:58 [DEBUG] clck_gen.py:102 IND CLOCK 277338
2025-04-29 04:30:58 [DEBUG] clck_gen.py:102 IND CLOCK 277440
2025-04-29 04:30:59 [DEBUG] clck_gen.py:102 IND CLOCK 277542
2025-04-29 04:30:59 [DEBUG] clck_gen.py:102 IND CLOCK 277644
2025-04-29 04:31:00 [DEBUG] clck_gen.py:102 IND CLOCK 277746
2025-04-29 04:31:00 [DEBUG] clck_gen.py:102 IND CLOCK 277848
2025-04-29 04:31:01 [DEBUG] clck_gen.py:102 IND CLOCK 277950
2025-04-29 04:31:01 [DEBUG] clck_gen.py:102 IND CLOCK 278052
2025-04-29 04:31:02 [DEBUG] clck_gen.py:102 IND CLOCK 278154
2025-04-29 04:31:02 [DEBUG] clck_gen.py:102 IND CLOCK 278256
2025-04-29 04:31:03 [DEBUG] clck_gen.py:102 IND CLOCK 278358
2025-04-29 04:31:03 [DEBUG] clck_gen.py:102 IND CLOCK 278460
2025-04-29 04:31:04 [DEBUG] clck_gen.py:102 IND CLOCK 278562
2025-04-29 04:31:04 [DEBUG] clck_gen.py:102 IND CLOCK 278664
2025-04-29 04:31:05 [DEBUG] clck_gen.py:102 IND CLOCK 278766
2025-04-29 04:31:05 [DEBUG] clck_gen.py:102 IND CLOCK 278868
2025-04-29 04:31:06 [DEBUG] clck_gen.py:102 IND CLOCK 278970
2025-04-29 04:31:06 [DEBUG] clck_gen.py:102 IND CLOCK 279072
2025-04-29 04:31:07 [DEBUG] clck_gen.py:102 IND CLOCK 279174
2025-04-29 04:31:07 [DEBUG] clck_gen.py:102 IND CLOCK 279276
2025-04-29 04:31:08 [DEBUG] clck_gen.py:102 IND CLOCK 279378
2025-04-29 04:31:08 [DEBUG] clck_gen.py:102 IND CLOCK 279480
2025-04-29 04:31:09 [DEBUG] clck_gen.py:102 IND CLOCK 279582
2025-04-29 04:31:09 [DEBUG] clck_gen.py:102 IND CLOCK 279684
2025-04-29 04:31:10 [DEBUG] clck_gen.py:102 IND CLOCK 279786
2025-04-29 04:31:10 [DEBUG] clck_gen.py:102 IND CLOCK 279888
2025-04-29 04:31:11 [DEBUG] clck_gen.py:102 IND CLOCK 279990
2025-04-29 04:31:11 [DEBUG] clck_gen.py:102 IND CLOCK 280092
2025-04-29 04:31:11 [DEBUG] clck_gen.py:102 IND CLOCK 280194
2025-04-29 04:31:12 [DEBUG] clck_gen.py:102 IND CLOCK 280296
2025-04-29 04:31:12 [DEBUG] clck_gen.py:102 IND CLOCK 280398
2025-04-29 04:31:13 [DEBUG] clck_gen.py:102 IND CLOCK 280500
2025-04-29 04:31:13 [DEBUG] clck_gen.py:102 IND CLOCK 280602
2025-04-29 04:31:14 [DEBUG] clck_gen.py:102 IND CLOCK 280704
2025-04-29 04:31:14 [DEBUG] clck_gen.py:102 IND CLOCK 280806
2025-04-29 04:31:15 [DEBUG] clck_gen.py:102 IND CLOCK 280908
2025-04-29 04:31:15 [DEBUG] clck_gen.py:102 IND CLOCK 281010
2025-04-29 04:31:16 [DEBUG] clck_gen.py:102 IND CLOCK 281112
2025-04-29 04:31:16 [DEBUG] clck_gen.py:102 IND CLOCK 281214
2025-04-29 04:31:17 [DEBUG] clck_gen.py:102 IND CLOCK 281316
2025-04-29 04:31:17 [DEBUG] clck_gen.py:102 IND CLOCK 281418
2025-04-29 04:31:18 [DEBUG] clck_gen.py:102 IND CLOCK 281520
2025-04-29 04:31:18 [DEBUG] clck_gen.py:102 IND CLOCK 281622
2025-04-29 04:31:19 [DEBUG] clck_gen.py:102 IND CLOCK 281724
2025-04-29 04:31:19 [DEBUG] clck_gen.py:102 IND CLOCK 281826
2025-04-29 04:31:20 [DEBUG] clck_gen.py:102 IND CLOCK 281928
2025-04-29 04:31:20 [DEBUG] clck_gen.py:102 IND CLOCK 282030
2025-04-29 04:31:21 [DEBUG] clck_gen.py:102 IND CLOCK 282132
2025-04-29 04:31:21 [DEBUG] clck_gen.py:102 IND CLOCK 282234
2025-04-29 04:31:22 [DEBUG] clck_gen.py:102 IND CLOCK 282336
2025-04-29 04:31:22 [DEBUG] clck_gen.py:102 IND CLOCK 282438
2025-04-29 04:31:23 [DEBUG] clck_gen.py:102 IND CLOCK 282540
2025-04-29 04:31:23 [DEBUG] clck_gen.py:102 IND CLOCK 282642
2025-04-29 04:31:24 [DEBUG] clck_gen.py:102 IND CLOCK 282744
2025-04-29 04:31:24 [DEBUG] clck_gen.py:102 IND CLOCK 282846
2025-04-29 04:31:25 [DEBUG] clck_gen.py:102 IND CLOCK 282948
2025-04-29 04:31:25 [DEBUG] clck_gen.py:102 IND CLOCK 283050
2025-04-29 04:31:26 [DEBUG] clck_gen.py:102 IND CLOCK 283152
2025-04-29 04:31:26 [DEBUG] clck_gen.py:102 IND CLOCK 283254
2025-04-29 04:31:27 [DEBUG] clck_gen.py:102 IND CLOCK 283356
2025-04-29 04:31:27 [DEBUG] clck_gen.py:102 IND CLOCK 283458
2025-04-29 04:31:28 [DEBUG] clck_gen.py:102 IND CLOCK 283560
2025-04-29 04:31:28 [DEBUG] clck_gen.py:102 IND CLOCK 283662
2025-04-29 04:31:28 [DEBUG] clck_gen.py:102 IND CLOCK 283764
2025-04-29 04:31:29 [DEBUG] clck_gen.py:102 IND CLOCK 283866
2025-04-29 04:31:29 [DEBUG] clck_gen.py:102 IND CLOCK 283968
2025-04-29 04:31:30 [DEBUG] clck_gen.py:102 IND CLOCK 284070
2025-04-29 04:31:30 [DEBUG] clck_gen.py:102 IND CLOCK 284172
2025-04-29 04:31:31 [DEBUG] clck_gen.py:102 IND CLOCK 284274
2025-04-29 04:31:31 [DEBUG] clck_gen.py:102 IND CLOCK 284376
2025-04-29 04:31:32 [DEBUG] clck_gen.py:102 IND CLOCK 284478
2025-04-29 04:31:32 [DEBUG] clck_gen.py:102 IND CLOCK 284580
2025-04-29 04:31:33 [DEBUG] clck_gen.py:102 IND CLOCK 284682
2025-04-29 04:31:33 [DEBUG] clck_gen.py:102 IND CLOCK 284784
2025-04-29 04:31:34 [DEBUG] clck_gen.py:102 IND CLOCK 284886
2025-04-29 04:31:34 [DEBUG] clck_gen.py:102 IND CLOCK 284988
2025-04-29 04:31:35 [DEBUG] clck_gen.py:102 IND CLOCK 285090
2025-04-29 04:31:35 [DEBUG] clck_gen.py:102 IND CLOCK 285192
2025-04-29 04:31:36 [DEBUG] clck_gen.py:102 IND CLOCK 285294
2025-04-29 04:31:36 [DEBUG] clck_gen.py:102 IND CLOCK 285396
2025-04-29 04:31:37 [DEBUG] clck_gen.py:102 IND CLOCK 285498
2025-04-29 04:31:37 [DEBUG] clck_gen.py:102 IND CLOCK 285600
2025-04-29 04:31:38 [DEBUG] clck_gen.py:102 IND CLOCK 285702
2025-04-29 04:31:38 [DEBUG] clck_gen.py:102 IND CLOCK 285804
2025-04-29 04:31:39 [DEBUG] clck_gen.py:102 IND CLOCK 285906
2025-04-29 04:31:39 [DEBUG] clck_gen.py:102 IND CLOCK 286008
2025-04-29 04:31:40 [DEBUG] clck_gen.py:102 IND CLOCK 286110
2025-04-29 04:31:40 [DEBUG] clck_gen.py:102 IND CLOCK 286212
2025-04-29 04:31:41 [DEBUG] clck_gen.py:102 IND CLOCK 286314
2025-04-29 04:31:41 [DEBUG] clck_gen.py:102 IND CLOCK 286416
2025-04-29 04:31:42 [DEBUG] clck_gen.py:102 IND CLOCK 286518
2025-04-29 04:31:42 [DEBUG] clck_gen.py:102 IND CLOCK 286620
2025-04-29 04:31:43 [DEBUG] clck_gen.py:102 IND CLOCK 286722
2025-04-29 04:31:43 [DEBUG] clck_gen.py:102 IND CLOCK 286824
2025-04-29 04:31:44 [DEBUG] clck_gen.py:102 IND CLOCK 286926
2025-04-29 04:31:44 [DEBUG] clck_gen.py:102 IND CLOCK 287028
2025-04-29 04:31:45 [DEBUG] clck_gen.py:102 IND CLOCK 287130
2025-04-29 04:31:45 [DEBUG] clck_gen.py:102 IND CLOCK 287232
2025-04-29 04:31:46 [DEBUG] clck_gen.py:102 IND CLOCK 287334
2025-04-29 04:31:46 [DEBUG] clck_gen.py:102 IND CLOCK 287436
2025-04-29 04:31:46 [DEBUG] clck_gen.py:102 IND CLOCK 287538
2025-04-29 04:31:47 [DEBUG] clck_gen.py:102 IND CLOCK 287640
2025-04-29 04:31:47 [DEBUG] clck_gen.py:102 IND CLOCK 287742
2025-04-29 04:31:48 [DEBUG] clck_gen.py:102 IND CLOCK 287844
2025-04-29 04:31:48 [DEBUG] clck_gen.py:102 IND CLOCK 287946
2025-04-29 04:31:49 [DEBUG] clck_gen.py:102 IND CLOCK 288048
2025-04-29 04:31:49 [DEBUG] clck_gen.py:102 IND CLOCK 288150
2025-04-29 04:31:50 [DEBUG] clck_gen.py:102 IND CLOCK 288252
2025-04-29 04:31:50 [DEBUG] clck_gen.py:102 IND CLOCK 288354
2025-04-29 04:31:51 [DEBUG] clck_gen.py:102 IND CLOCK 288456
2025-04-29 04:31:51 [DEBUG] clck_gen.py:102 IND CLOCK 288558
2025-04-29 04:31:52 [DEBUG] clck_gen.py:102 IND CLOCK 288660
2025-04-29 04:31:52 [DEBUG] clck_gen.py:102 IND CLOCK 288762
2025-04-29 04:31:53 [DEBUG] clck_gen.py:102 IND CLOCK 288864
2025-04-29 04:31:53 [DEBUG] clck_gen.py:102 IND CLOCK 288966
2025-04-29 04:31:54 [DEBUG] clck_gen.py:102 IND CLOCK 289068
2025-04-29 04:31:54 [DEBUG] clck_gen.py:102 IND CLOCK 289170
2025-04-29 04:31:55 [DEBUG] clck_gen.py:102 IND CLOCK 289272
2025-04-29 04:31:55 [DEBUG] clck_gen.py:102 IND CLOCK 289374
2025-04-29 04:31:56 [DEBUG] clck_gen.py:102 IND CLOCK 289476
2025-04-29 04:31:56 [DEBUG] clck_gen.py:102 IND CLOCK 289578
2025-04-29 04:31:57 [DEBUG] clck_gen.py:102 IND CLOCK 289680
2025-04-29 04:31:57 [DEBUG] clck_gen.py:102 IND CLOCK 289782
2025-04-29 04:31:58 [DEBUG] clck_gen.py:102 IND CLOCK 289884
2025-04-29 04:31:58 [DEBUG] clck_gen.py:102 IND CLOCK 289986
2025-04-29 04:31:59 [DEBUG] clck_gen.py:102 IND CLOCK 290088
2025-04-29 04:31:59 [DEBUG] clck_gen.py:102 IND CLOCK 290190
2025-04-29 04:32:00 [DEBUG] clck_gen.py:102 IND CLOCK 290292
2025-04-29 04:32:00 [DEBUG] clck_gen.py:102 IND CLOCK 290394
2025-04-29 04:32:01 [DEBUG] clck_gen.py:102 IND CLOCK 290496
2025-04-29 04:32:01 [DEBUG] clck_gen.py:102 IND CLOCK 290598
2025-04-29 04:32:02 [DEBUG] clck_gen.py:102 IND CLOCK 290700
2025-04-29 04:32:02 [DEBUG] clck_gen.py:102 IND CLOCK 290802
2025-04-29 04:32:03 [DEBUG] clck_gen.py:102 IND CLOCK 290904
2025-04-29 04:32:03 [DEBUG] clck_gen.py:102 IND CLOCK 291006
2025-04-29 04:32:04 [DEBUG] clck_gen.py:102 IND CLOCK 291108
2025-04-29 04:32:04 [DEBUG] clck_gen.py:102 IND CLOCK 291210
2025-04-29 04:32:04 [DEBUG] clck_gen.py:102 IND CLOCK 291312
2025-04-29 04:32:05 [DEBUG] clck_gen.py:102 IND CLOCK 291414
2025-04-29 04:32:05 [DEBUG] clck_gen.py:102 IND CLOCK 291516
2025-04-29 04:32:06 [DEBUG] clck_gen.py:102 IND CLOCK 291618
2025-04-29 04:32:06 [DEBUG] clck_gen.py:102 IND CLOCK 291720
2025-04-29 04:32:07 [DEBUG] clck_gen.py:102 IND CLOCK 291822
2025-04-29 04:32:07 [DEBUG] clck_gen.py:102 IND CLOCK 291924
2025-04-29 04:32:08 [DEBUG] clck_gen.py:102 IND CLOCK 292026
2025-04-29 04:32:08 [DEBUG] clck_gen.py:102 IND CLOCK 292128
2025-04-29 04:32:09 [DEBUG] clck_gen.py:102 IND CLOCK 292230
2025-04-29 04:32:09 [DEBUG] clck_gen.py:102 IND CLOCK 292332
2025-04-29 04:32:10 [DEBUG] clck_gen.py:102 IND CLOCK 292434
2025-04-29 04:32:10 [DEBUG] clck_gen.py:102 IND CLOCK 292536
2025-04-29 04:32:11 [DEBUG] clck_gen.py:102 IND CLOCK 292638
2025-04-29 04:32:11 [DEBUG] clck_gen.py:102 IND CLOCK 292740
2025-04-29 04:32:12 [DEBUG] clck_gen.py:102 IND CLOCK 292842
2025-04-29 04:32:12 [DEBUG] clck_gen.py:102 IND CLOCK 292944
2025-04-29 04:32:13 [DEBUG] clck_gen.py:102 IND CLOCK 293046
2025-04-29 04:32:13 [DEBUG] clck_gen.py:102 IND CLOCK 293148
2025-04-29 04:32:14 [DEBUG] clck_gen.py:102 IND CLOCK 293250
2025-04-29 04:32:14 [DEBUG] clck_gen.py:102 IND CLOCK 293352
2025-04-29 04:32:15 [DEBUG] clck_gen.py:102 IND CLOCK 293454
2025-04-29 04:32:15 [DEBUG] clck_gen.py:102 IND CLOCK 293556
2025-04-29 04:32:16 [DEBUG] clck_gen.py:102 IND CLOCK 293658
2025-04-29 04:32:16 [DEBUG] clck_gen.py:102 IND CLOCK 293760
2025-04-29 04:32:17 [DEBUG] clck_gen.py:102 IND CLOCK 293862
2025-04-29 04:32:17 [DEBUG] clck_gen.py:102 IND CLOCK 293964
2025-04-29 04:32:18 [DEBUG] clck_gen.py:102 IND CLOCK 294066
2025-04-29 04:32:18 [DEBUG] clck_gen.py:102 IND CLOCK 294168
2025-04-29 04:32:19 [DEBUG] clck_gen.py:102 IND CLOCK 294270
2025-04-29 04:32:19 [DEBUG] clck_gen.py:102 IND CLOCK 294372
2025-04-29 04:32:20 [DEBUG] clck_gen.py:102 IND CLOCK 294474
2025-04-29 04:32:20 [DEBUG] clck_gen.py:102 IND CLOCK 294576
2025-04-29 04:32:21 [DEBUG] clck_gen.py:102 IND CLOCK 294678
2025-04-29 04:32:21 [DEBUG] clck_gen.py:102 IND CLOCK 294780
2025-04-29 04:32:22 [DEBUG] clck_gen.py:102 IND CLOCK 294882
2025-04-29 04:32:22 [DEBUG] clck_gen.py:102 IND CLOCK 294984
2025-04-29 04:32:23 [DEBUG] clck_gen.py:102 IND CLOCK 295086
2025-04-29 04:32:23 [DEBUG] clck_gen.py:102 IND CLOCK 295188
2025-04-29 04:32:24 [DEBUG] clck_gen.py:102 IND CLOCK 295290
2025-04-29 04:32:24 [DEBUG] clck_gen.py:102 IND CLOCK 295392
2025-04-29 04:32:24 [DEBUG] clck_gen.py:102 IND CLOCK 295494
2025-04-29 04:32:25 [DEBUG] clck_gen.py:102 IND CLOCK 295596
2025-04-29 04:32:25 [DEBUG] clck_gen.py:102 IND CLOCK 295698
2025-04-29 04:32:26 [DEBUG] clck_gen.py:102 IND CLOCK 295800
2025-04-29 04:32:26 [DEBUG] clck_gen.py:102 IND CLOCK 295902
2025-04-29 04:32:27 [DEBUG] clck_gen.py:102 IND CLOCK 296004
2025-04-29 04:32:27 [DEBUG] clck_gen.py:102 IND CLOCK 296106
2025-04-29 04:32:28 [DEBUG] clck_gen.py:102 IND CLOCK 296208
2025-04-29 04:32:28 [DEBUG] clck_gen.py:102 IND CLOCK 296310
2025-04-29 04:32:29 [DEBUG] clck_gen.py:102 IND CLOCK 296412
2025-04-29 04:32:29 [DEBUG] clck_gen.py:102 IND CLOCK 296514
2025-04-29 04:32:30 [DEBUG] clck_gen.py:102 IND CLOCK 296616
2025-04-29 04:32:30 [DEBUG] clck_gen.py:102 IND CLOCK 296718
2025-04-29 04:32:31 [DEBUG] clck_gen.py:102 IND CLOCK 296820
2025-04-29 04:32:31 [DEBUG] clck_gen.py:102 IND CLOCK 296922
2025-04-29 04:32:32 [DEBUG] clck_gen.py:102 IND CLOCK 297024
2025-04-29 04:32:32 [DEBUG] clck_gen.py:102 IND CLOCK 297126
2025-04-29 04:32:33 [DEBUG] clck_gen.py:102 IND CLOCK 297228
2025-04-29 04:32:33 [DEBUG] clck_gen.py:102 IND CLOCK 297330
2025-04-29 04:32:34 [DEBUG] clck_gen.py:102 IND CLOCK 297432
2025-04-29 04:32:34 [DEBUG] clck_gen.py:102 IND CLOCK 297534
2025-04-29 04:32:35 [DEBUG] clck_gen.py:102 IND CLOCK 297636
2025-04-29 04:32:35 [DEBUG] clck_gen.py:102 IND CLOCK 297738
2025-04-29 04:32:36 [DEBUG] clck_gen.py:102 IND CLOCK 297840
2025-04-29 04:32:36 [DEBUG] clck_gen.py:102 IND CLOCK 297942
2025-04-29 04:32:37 [DEBUG] clck_gen.py:102 IND CLOCK 298044
2025-04-29 04:32:37 [DEBUG] clck_gen.py:102 IND CLOCK 298146
2025-04-29 04:32:38 [DEBUG] clck_gen.py:102 IND CLOCK 298248
2025-04-29 04:32:38 [DEBUG] clck_gen.py:102 IND CLOCK 298350
2025-04-29 04:32:39 [DEBUG] clck_gen.py:102 IND CLOCK 298452
2025-04-29 04:32:39 [DEBUG] clck_gen.py:102 IND CLOCK 298554
2025-04-29 04:32:40 [DEBUG] clck_gen.py:102 IND CLOCK 298656
2025-04-29 04:32:40 [DEBUG] clck_gen.py:102 IND CLOCK 298758
2025-04-29 04:32:41 [DEBUG] clck_gen.py:102 IND CLOCK 298860
2025-04-29 04:32:41 [DEBUG] clck_gen.py:102 IND CLOCK 298962
2025-04-29 04:32:42 [DEBUG] clck_gen.py:102 IND CLOCK 299064
2025-04-29 04:32:42 [DEBUG] clck_gen.py:102 IND CLOCK 299166
2025-04-29 04:32:42 [DEBUG] clck_gen.py:102 IND CLOCK 299268
2025-04-29 04:32:43 [DEBUG] clck_gen.py:102 IND CLOCK 299370
2025-04-29 04:32:43 [DEBUG] clck_gen.py:102 IND CLOCK 299472
2025-04-29 04:32:44 [DEBUG] clck_gen.py:102 IND CLOCK 299574
2025-04-29 04:32:44 [DEBUG] clck_gen.py:102 IND CLOCK 299676
2025-04-29 04:32:45 [DEBUG] clck_gen.py:102 IND CLOCK 299778
2025-04-29 04:32:45 [DEBUG] clck_gen.py:102 IND CLOCK 299880
2025-04-29 04:32:46 [DEBUG] clck_gen.py:102 IND CLOCK 299982
2025-04-29 04:32:46 [DEBUG] clck_gen.py:102 IND CLOCK 300084
2025-04-29 04:32:47 [DEBUG] clck_gen.py:102 IND CLOCK 300186
2025-04-29 04:32:47 [DEBUG] clck_gen.py:102 IND CLOCK 300288
2025-04-29 04:32:48 [DEBUG] clck_gen.py:102 IND CLOCK 300390
2025-04-29 04:32:48 [DEBUG] clck_gen.py:102 IND CLOCK 300492
2025-04-29 04:32:49 [DEBUG] clck_gen.py:102 IND CLOCK 300594
2025-04-29 04:32:49 [DEBUG] clck_gen.py:102 IND CLOCK 300696
2025-04-29 04:32:50 [DEBUG] clck_gen.py:102 IND CLOCK 300798
2025-04-29 04:32:50 [DEBUG] clck_gen.py:102 IND CLOCK 300900
2025-04-29 04:32:51 [DEBUG] clck_gen.py:102 IND CLOCK 301002
2025-04-29 04:32:51 [DEBUG] clck_gen.py:102 IND CLOCK 301104
2025-04-29 04:32:52 [DEBUG] clck_gen.py:102 IND CLOCK 301206
2025-04-29 04:32:52 [DEBUG] clck_gen.py:102 IND CLOCK 301308
2025-04-29 04:32:53 [DEBUG] clck_gen.py:102 IND CLOCK 301410
2025-04-29 04:32:53 [DEBUG] clck_gen.py:102 IND CLOCK 301512
2025-04-29 04:32:54 [DEBUG] clck_gen.py:102 IND CLOCK 301614
2025-04-29 04:32:54 [DEBUG] clck_gen.py:102 IND CLOCK 301716
2025-04-29 04:32:55 [DEBUG] clck_gen.py:102 IND CLOCK 301818
2025-04-29 04:32:55 [DEBUG] clck_gen.py:102 IND CLOCK 301920
2025-04-29 04:32:56 [DEBUG] clck_gen.py:102 IND CLOCK 302022
2025-04-29 04:32:56 [DEBUG] clck_gen.py:102 IND CLOCK 302124
2025-04-29 04:32:57 [DEBUG] clck_gen.py:102 IND CLOCK 302226
2025-04-29 04:32:57 [DEBUG] clck_gen.py:102 IND CLOCK 302328
2025-04-29 04:32:58 [DEBUG] clck_gen.py:102 IND CLOCK 302430
2025-04-29 04:32:58 [DEBUG] clck_gen.py:102 IND CLOCK 302532
2025-04-29 04:32:59 [DEBUG] clck_gen.py:102 IND CLOCK 302634
2025-04-29 04:32:59 [DEBUG] clck_gen.py:102 IND CLOCK 302736
2025-04-29 04:33:00 [DEBUG] clck_gen.py:102 IND CLOCK 302838
2025-04-29 04:33:00 [DEBUG] clck_gen.py:102 IND CLOCK 302940
2025-04-29 04:33:00 [DEBUG] clck_gen.py:102 IND CLOCK 303042
2025-04-29 04:33:01 [DEBUG] clck_gen.py:102 IND CLOCK 303144
2025-04-29 04:33:01 [DEBUG] clck_gen.py:102 IND CLOCK 303246
2025-04-29 04:33:02 [DEBUG] clck_gen.py:102 IND CLOCK 303348
2025-04-29 04:33:02 [DEBUG] clck_gen.py:102 IND CLOCK 303450
2025-04-29 04:33:03 [DEBUG] clck_gen.py:102 IND CLOCK 303552
2025-04-29 04:33:03 [DEBUG] clck_gen.py:102 IND CLOCK 303654
2025-04-29 04:33:04 [DEBUG] clck_gen.py:102 IND CLOCK 303756
2025-04-29 04:33:04 [DEBUG] clck_gen.py:102 IND CLOCK 303858
2025-04-29 04:33:05 [DEBUG] clck_gen.py:102 IND CLOCK 303960
2025-04-29 04:33:05 [DEBUG] clck_gen.py:102 IND CLOCK 304062
2025-04-29 04:33:06 [DEBUG] clck_gen.py:102 IND CLOCK 304164
2025-04-29 04:33:06 [DEBUG] clck_gen.py:102 IND CLOCK 304266
2025-04-29 04:33:07 [DEBUG] clck_gen.py:102 IND CLOCK 304368
2025-04-29 04:33:07 [DEBUG] clck_gen.py:102 IND CLOCK 304470
2025-04-29 04:33:08 [DEBUG] clck_gen.py:102 IND CLOCK 304572
2025-04-29 04:33:08 [DEBUG] clck_gen.py:102 IND CLOCK 304674
2025-04-29 04:33:09 [DEBUG] clck_gen.py:102 IND CLOCK 304776
2025-04-29 04:33:09 [DEBUG] clck_gen.py:102 IND CLOCK 304878
2025-04-29 04:33:10 [DEBUG] clck_gen.py:102 IND CLOCK 304980
2025-04-29 04:33:10 [DEBUG] clck_gen.py:102 IND CLOCK 305082
2025-04-29 04:33:11 [DEBUG] clck_gen.py:102 IND CLOCK 305184
2025-04-29 04:33:11 [DEBUG] clck_gen.py:102 IND CLOCK 305286
2025-04-29 04:33:12 [DEBUG] clck_gen.py:102 IND CLOCK 305388
2025-04-29 04:33:12 [DEBUG] clck_gen.py:102 IND CLOCK 305490
2025-04-29 04:33:13 [DEBUG] clck_gen.py:102 IND CLOCK 305592
2025-04-29 04:33:13 [DEBUG] clck_gen.py:102 IND CLOCK 305694
2025-04-29 04:33:14 [DEBUG] clck_gen.py:102 IND CLOCK 305796
2025-04-29 04:33:14 [DEBUG] clck_gen.py:102 IND CLOCK 305898
2025-04-29 04:33:15 [DEBUG] clck_gen.py:102 IND CLOCK 306000
2025-04-29 04:33:15 [DEBUG] clck_gen.py:102 IND CLOCK 306102
2025-04-29 04:33:16 [DEBUG] clck_gen.py:102 IND CLOCK 306204
2025-04-29 04:33:16 [DEBUG] clck_gen.py:102 IND CLOCK 306306
2025-04-29 04:33:17 [DEBUG] clck_gen.py:102 IND CLOCK 306408
2025-04-29 04:33:17 [DEBUG] clck_gen.py:102 IND CLOCK 306510
2025-04-29 04:33:18 [DEBUG] clck_gen.py:102 IND CLOCK 306612
2025-04-29 04:33:18 [DEBUG] clck_gen.py:102 IND CLOCK 306714
2025-04-29 04:33:19 [DEBUG] clck_gen.py:102 IND CLOCK 306816
2025-04-29 04:33:19 [DEBUG] clck_gen.py:102 IND CLOCK 306918
2025-04-29 04:33:19 [DEBUG] clck_gen.py:102 IND CLOCK 307020
2025-04-29 04:33:20 [DEBUG] clck_gen.py:102 IND CLOCK 307122
2025-04-29 04:33:20 [DEBUG] clck_gen.py:102 IND CLOCK 307224
2025-04-29 04:33:21 [DEBUG] clck_gen.py:102 IND CLOCK 307326
2025-04-29 04:33:21 [DEBUG] clck_gen.py:102 IND CLOCK 307428
2025-04-29 04:33:22 [DEBUG] clck_gen.py:102 IND CLOCK 307530
2025-04-29 04:33:22 [DEBUG] clck_gen.py:102 IND CLOCK 307632
2025-04-29 04:33:23 [DEBUG] clck_gen.py:102 IND CLOCK 307734
2025-04-29 04:33:23 [DEBUG] clck_gen.py:102 IND CLOCK 307836
2025-04-29 04:33:24 [DEBUG] clck_gen.py:102 IND CLOCK 307938
2025-04-29 04:33:24 [DEBUG] clck_gen.py:102 IND CLOCK 308040
2025-04-29 04:33:25 [DEBUG] clck_gen.py:102 IND CLOCK 308142
2025-04-29 04:33:25 [DEBUG] clck_gen.py:102 IND CLOCK 308244
2025-04-29 04:33:26 [DEBUG] clck_gen.py:102 IND CLOCK 308346
2025-04-29 04:33:26 [DEBUG] clck_gen.py:102 IND CLOCK 308448
2025-04-29 04:33:27 [DEBUG] clck_gen.py:102 IND CLOCK 308550
2025-04-29 04:33:27 [DEBUG] clck_gen.py:102 IND CLOCK 308652
2025-04-29 04:33:28 [DEBUG] clck_gen.py:102 IND CLOCK 308754
2025-04-29 04:33:28 [DEBUG] clck_gen.py:102 IND CLOCK 308856
2025-04-29 04:33:29 [DEBUG] clck_gen.py:102 IND CLOCK 308958
2025-04-29 04:33:29 [DEBUG] clck_gen.py:102 IND CLOCK 309060
2025-04-29 04:33:30 [DEBUG] clck_gen.py:102 IND CLOCK 309162
2025-04-29 04:33:30 [DEBUG] clck_gen.py:102 IND CLOCK 309264
2025-04-29 04:33:31 [DEBUG] clck_gen.py:102 IND CLOCK 309366
2025-04-29 04:33:31 [DEBUG] clck_gen.py:102 IND CLOCK 309468
2025-04-29 04:33:32 [DEBUG] clck_gen.py:102 IND CLOCK 309570
2025-04-29 04:33:32 [DEBUG] clck_gen.py:102 IND CLOCK 309672
2025-04-29 04:33:33 [DEBUG] clck_gen.py:102 IND CLOCK 309774
2025-04-29 04:33:33 [DEBUG] clck_gen.py:102 IND CLOCK 309876
2025-04-29 04:33:34 [DEBUG] clck_gen.py:102 IND CLOCK 309978
2025-04-29 04:33:34 [DEBUG] clck_gen.py:102 IND CLOCK 310080
2025-04-29 04:33:35 [DEBUG] clck_gen.py:102 IND CLOCK 310182
2025-04-29 04:33:35 [DEBUG] clck_gen.py:102 IND CLOCK 310284
2025-04-29 04:33:36 [DEBUG] clck_gen.py:102 IND CLOCK 310386
2025-04-29 04:33:36 [DEBUG] clck_gen.py:102 IND CLOCK 310488
2025-04-29 04:33:36 [DEBUG] clck_gen.py:102 IND CLOCK 310590
2025-04-29 04:33:37 [DEBUG] clck_gen.py:102 IND CLOCK 310692
2025-04-29 04:33:37 [DEBUG] clck_gen.py:102 IND CLOCK 310794
2025-04-29 04:33:38 [DEBUG] clck_gen.py:102 IND CLOCK 310896
2025-04-29 04:33:38 [DEBUG] clck_gen.py:102 IND CLOCK 310998
2025-04-29 04:33:39 [DEBUG] clck_gen.py:102 IND CLOCK 311100
2025-04-29 04:33:39 [DEBUG] clck_gen.py:102 IND CLOCK 311202
2025-04-29 04:33:40 [DEBUG] clck_gen.py:102 IND CLOCK 311304
2025-04-29 04:33:40 [DEBUG] clck_gen.py:102 IND CLOCK 311406
2025-04-29 04:33:41 [DEBUG] clck_gen.py:102 IND CLOCK 311508
2025-04-29 04:33:41 [DEBUG] clck_gen.py:102 IND CLOCK 311610
2025-04-29 04:33:42 [DEBUG] clck_gen.py:102 IND CLOCK 311712
2025-04-29 04:33:42 [DEBUG] clck_gen.py:102 IND CLOCK 311814
2025-04-29 04:33:43 [DEBUG] clck_gen.py:102 IND CLOCK 311916
2025-04-29 04:33:43 [DEBUG] clck_gen.py:102 IND CLOCK 312018
2025-04-29 04:33:44 [DEBUG] clck_gen.py:102 IND CLOCK 312120
2025-04-29 04:33:44 [DEBUG] clck_gen.py:102 IND CLOCK 312222
2025-04-29 04:33:45 [DEBUG] clck_gen.py:102 IND CLOCK 312324
2025-04-29 04:33:45 [DEBUG] clck_gen.py:102 IND CLOCK 312426
2025-04-29 04:33:46 [DEBUG] clck_gen.py:102 IND CLOCK 312528
2025-04-29 04:33:46 [DEBUG] clck_gen.py:102 IND CLOCK 312630
2025-04-29 04:33:47 [DEBUG] clck_gen.py:102 IND CLOCK 312732
2025-04-29 04:33:47 [DEBUG] clck_gen.py:102 IND CLOCK 312834
2025-04-29 04:33:48 [DEBUG] clck_gen.py:102 IND CLOCK 312936
2025-04-29 04:33:48 [DEBUG] clck_gen.py:102 IND CLOCK 313038
2025-04-29 04:33:49 [DEBUG] clck_gen.py:102 IND CLOCK 313140
2025-04-29 04:33:49 [DEBUG] clck_gen.py:102 IND CLOCK 313242
2025-04-29 04:33:50 [DEBUG] clck_gen.py:102 IND CLOCK 313344
2025-04-29 04:33:50 [DEBUG] clck_gen.py:102 IND CLOCK 313446
2025-04-29 04:33:51 [DEBUG] clck_gen.py:102 IND CLOCK 313548
2025-04-29 04:33:51 [DEBUG] clck_gen.py:102 IND CLOCK 313650
2025-04-29 04:33:52 [DEBUG] clck_gen.py:102 IND CLOCK 313752
2025-04-29 04:33:52 [DEBUG] clck_gen.py:102 IND CLOCK 313854
2025-04-29 04:33:53 [DEBUG] clck_gen.py:102 IND CLOCK 313956
2025-04-29 04:33:53 [DEBUG] clck_gen.py:102 IND CLOCK 314058
2025-04-29 04:33:53 [DEBUG] clck_gen.py:102 IND CLOCK 314160
2025-04-29 04:33:54 [DEBUG] clck_gen.py:102 IND CLOCK 314262
2025-04-29 04:33:54 [DEBUG] clck_gen.py:102 IND CLOCK 314364
2025-04-29 04:33:55 [DEBUG] clck_gen.py:102 IND CLOCK 314466
2025-04-29 04:33:55 [DEBUG] clck_gen.py:102 IND CLOCK 314568
2025-04-29 04:33:56 [DEBUG] clck_gen.py:102 IND CLOCK 314670
2025-04-29 04:33:56 [DEBUG] clck_gen.py:102 IND CLOCK 314772
2025-04-29 04:33:57 [DEBUG] clck_gen.py:102 IND CLOCK 314874
2025-04-29 04:33:57 [DEBUG] clck_gen.py:102 IND CLOCK 314976
2025-04-29 04:33:58 [DEBUG] clck_gen.py:102 IND CLOCK 315078
2025-04-29 04:33:58 [DEBUG] clck_gen.py:102 IND CLOCK 315180
2025-04-29 04:33:59 [DEBUG] clck_gen.py:102 IND CLOCK 315282
2025-04-29 04:33:59 [DEBUG] clck_gen.py:102 IND CLOCK 315384
2025-04-29 04:34:00 [DEBUG] clck_gen.py:102 IND CLOCK 315486
2025-04-29 04:34:00 [DEBUG] clck_gen.py:102 IND CLOCK 315588
2025-04-29 04:34:01 [DEBUG] clck_gen.py:102 IND CLOCK 315690
2025-04-29 04:34:01 [DEBUG] clck_gen.py:102 IND CLOCK 315792
2025-04-29 04:34:02 [DEBUG] clck_gen.py:102 IND CLOCK 315894
2025-04-29 04:34:02 [DEBUG] clck_gen.py:102 IND CLOCK 315996
2025-04-29 04:34:03 [DEBUG] clck_gen.py:102 IND CLOCK 316098
2025-04-29 04:34:03 [DEBUG] clck_gen.py:102 IND CLOCK 316200
2025-04-29 04:34:04 [DEBUG] clck_gen.py:102 IND CLOCK 316302
2025-04-29 04:34:04 [DEBUG] clck_gen.py:102 IND CLOCK 316404
2025-04-29 04:34:05 [DEBUG] clck_gen.py:102 IND CLOCK 316506
2025-04-29 04:34:05 [DEBUG] clck_gen.py:102 IND CLOCK 316608
2025-04-29 04:34:06 [DEBUG] clck_gen.py:102 IND CLOCK 316710
2025-04-29 04:34:06 [DEBUG] clck_gen.py:102 IND CLOCK 316812
2025-04-29 04:34:07 [DEBUG] clck_gen.py:102 IND CLOCK 316914
2025-04-29 04:34:07 [DEBUG] clck_gen.py:102 IND CLOCK 317016
2025-04-29 04:34:08 [DEBUG] clck_gen.py:102 IND CLOCK 317118
2025-04-29 04:34:08 [DEBUG] clck_gen.py:102 IND CLOCK 317220
2025-04-29 04:34:09 [DEBUG] clck_gen.py:102 IND CLOCK 317322
2025-04-29 04:34:09 [DEBUG] clck_gen.py:102 IND CLOCK 317424
2025-04-29 04:34:10 [DEBUG] clck_gen.py:102 IND CLOCK 317526
2025-04-29 04:34:10 [DEBUG] clck_gen.py:102 IND CLOCK 317628
2025-04-29 04:34:11 [DEBUG] clck_gen.py:102 IND CLOCK 317730
2025-04-29 04:34:11 [DEBUG] clck_gen.py:102 IND CLOCK 317832
2025-04-29 04:34:12 [DEBUG] clck_gen.py:102 IND CLOCK 317934
2025-04-29 04:34:12 [DEBUG] clck_gen.py:102 IND CLOCK 318036
2025-04-29 04:34:12 [DEBUG] clck_gen.py:102 IND CLOCK 318138
2025-04-29 04:34:13 [DEBUG] clck_gen.py:102 IND CLOCK 318240
2025-04-29 04:34:13 [DEBUG] clck_gen.py:102 IND CLOCK 318342
2025-04-29 04:34:14 [DEBUG] clck_gen.py:102 IND CLOCK 318444
2025-04-29 04:34:14 [DEBUG] clck_gen.py:102 IND CLOCK 318546
2025-04-29 04:34:15 [DEBUG] clck_gen.py:102 IND CLOCK 318648
2025-04-29 04:34:15 [DEBUG] clck_gen.py:102 IND CLOCK 318750
2025-04-29 04:34:16 [DEBUG] clck_gen.py:102 IND CLOCK 318852
2025-04-29 04:34:16 [DEBUG] clck_gen.py:102 IND CLOCK 318954
2025-04-29 04:34:17 [DEBUG] clck_gen.py:102 IND CLOCK 319056
2025-04-29 04:34:17 [DEBUG] clck_gen.py:102 IND CLOCK 319158
2025-04-29 04:34:18 [DEBUG] clck_gen.py:102 IND CLOCK 319260
2025-04-29 04:34:18 [DEBUG] clck_gen.py:102 IND CLOCK 319362
2025-04-29 04:34:19 [DEBUG] clck_gen.py:102 IND CLOCK 319464
2025-04-29 04:34:19 [DEBUG] clck_gen.py:102 IND CLOCK 319566
2025-04-29 04:34:20 [DEBUG] clck_gen.py:102 IND CLOCK 319668
2025-04-29 04:34:20 [DEBUG] clck_gen.py:102 IND CLOCK 319770
2025-04-29 04:34:21 [DEBUG] clck_gen.py:102 IND CLOCK 319872
2025-04-29 04:34:21 [DEBUG] clck_gen.py:102 IND CLOCK 319974
2025-04-29 04:34:22 [DEBUG] clck_gen.py:102 IND CLOCK 320076
2025-04-29 04:34:22 [DEBUG] clck_gen.py:102 IND CLOCK 320178
2025-04-29 04:34:23 [DEBUG] clck_gen.py:102 IND CLOCK 320280
2025-04-29 04:34:23 [DEBUG] clck_gen.py:102 IND CLOCK 320382
2025-04-29 04:34:24 [DEBUG] clck_gen.py:102 IND CLOCK 320484
2025-04-29 04:34:24 [DEBUG] clck_gen.py:102 IND CLOCK 320586
2025-04-29 04:34:25 [DEBUG] clck_gen.py:102 IND CLOCK 320688
2025-04-29 04:34:25 [DEBUG] clck_gen.py:102 IND CLOCK 320790
2025-04-29 04:34:26 [DEBUG] clck_gen.py:102 IND CLOCK 320892
2025-04-29 04:34:26 [DEBUG] clck_gen.py:102 IND CLOCK 320994
2025-04-29 04:34:27 [DEBUG] clck_gen.py:102 IND CLOCK 321096
2025-04-29 04:34:27 [DEBUG] clck_gen.py:102 IND CLOCK 321198
2025-04-29 04:34:28 [DEBUG] clck_gen.py:102 IND CLOCK 321300
2025-04-29 04:34:28 [DEBUG] clck_gen.py:102 IND CLOCK 321402
2025-04-29 04:34:29 [DEBUG] clck_gen.py:102 IND CLOCK 321504
2025-04-29 04:34:29 [DEBUG] clck_gen.py:102 IND CLOCK 321606
2025-04-29 04:34:30 [DEBUG] clck_gen.py:102 IND CLOCK 321708
2025-04-29 04:34:30 [DEBUG] clck_gen.py:102 IND CLOCK 321810
2025-04-29 04:34:30 [DEBUG] clck_gen.py:102 IND CLOCK 321912
2025-04-29 04:34:31 [DEBUG] clck_gen.py:102 IND CLOCK 322014
2025-04-29 04:34:31 [DEBUG] clck_gen.py:102 IND CLOCK 322116
2025-04-29 04:34:32 [DEBUG] clck_gen.py:102 IND CLOCK 322218
2025-04-29 04:34:32 [DEBUG] clck_gen.py:102 IND CLOCK 322320
2025-04-29 04:34:33 [DEBUG] clck_gen.py:102 IND CLOCK 322422
2025-04-29 04:34:33 [DEBUG] clck_gen.py:102 IND CLOCK 322524
2025-04-29 04:34:34 [DEBUG] clck_gen.py:102 IND CLOCK 322626