ELF(4(\[<=>?@ABCDEFGHIJKLMNOPQ(   JhC`pG JhC#JhC#JhC3JhC3@(   JhCS`pG JhCcJhCcJhCsJhCs@(   Jh#S`pG Jh#cJh#cJh#sJh#s@K( hhhh@h@JhC`pG@KhpG@(  JSjpG JjpGJhpGJhpGJhpG@( JhCs`pG JhC3JhCJjCbpGJSjCSbpG@( Jh#s`pG Jh#3Jh#Jj#bpGJSj#SbpG@JhC#`pG@Jh##`pG@JSh#CS`pG@IJhp`"bC"@"CK`pG@JSh#3CCS`pG@JSh#3C@CS`pG@Kj@pG@JjCCbpG@(:4$4KjBbjj"@rbjBrbpGKZjBZbZjj"@rbjBr KhB2`hj"@rbjB@rJj#@sbpG@JSh#@CC3S`pG@JSh#`SC#S`pG@JSh#cC#S`pG@JSh#CS`pG@JSh#@CS`pG@Jj#CbpG@KXhpG@8yFe  `xxx y x(F  hK`hK`"i K`8 (F`y x yKjB2bj"2bpG@JQ%J l6nlHzzzrAUZ ]9.QH f4j~0Oint?@_:_CM_ +Q^% ab +nQF\|I Fl FM  Fb; Fm FS F(Q F _Wl _ j _  X% U% ^?QY.ITx9 :  ;  <  > W4t ,5E5E8 PpP1 )Pp$MPp*qPp0Pp 8f>B"PpD6PpHIP0N]PphqPplP2vPp |fBPpPpwB3_!%m%_P )S _PdMl_PjqM _Pjb;_PHm_PEf,5/0Q _TN _B>J _P&fUU"_PWx$mulx1_{wMjclkj%_P qE_ 9U=;Losc;P$LoscP6DGosc*+x W1!-xDosc) >CqfHosc-P!Hosc,P"pHoscp+PI~.?:!;9!'@zH} :!;9 I8 $ > ( :!;9 I4:!;9 I?< 4G:!; 9  .?:!;9!'@z H} >! !I:!;9! &I:!;9 I.?:!; 9!'@z:!; 9 I:!; 9 II!I/ :!;9 IB.?:!;9! 'I@z:!; 9 IB% Uy$ >  : ;9 .?: ; 9 '<H} I4: ;9 IB: ;9 IB.?: ; 9 'I@z .?: ; 9 '@z!.?: ; 9 'I@z".?: ; 9 '@z P bTbdPdTP0P0Pr2"(r2BDr@=$P$P$P$,P,DPPPP"P"$P$*P*,P,2P24P4:P:=P=DPHHHDDLL$HHHDDLL$517f3?@6q "  #IC7  $'()D,CV+7~^MO4m}A5U5ESKNIhM*[<!IOS 9I>D@ ES%XXRIT<7E0e[iiNp(RUX3!Q'@{1g&x "[>[#BPT9kJ8,i7k10a7D:mGJ hA<=o#_)a/`H2H6A"-,-AKi#(m+=9 a2 \c/*].$O3dC\Sndt  ^LY:; C*Bi1 ,94?B@P[ 8O B%C$8^FWco[Km4e`.j?Z.?"^ZhY\s"?tcn$H\!5L}(+:PK3L 9Ha "z[}nVp>30dj (L!g_7i  ;tU5<a (B@qOlRF.)^VG;{Gd*=`0_  ,m"j h,e) p !M)DJe^E ] :eW>5lY;C2)|lS hpJaKm 7yU3m&_9ICs`ZQ6[\[ Up(%hn'j_FMB!q)&N'b2kC(D57EFzHI*LQ9R_SH^T9UV_W[:XYJ`Zh;[f \J]f^8_/`-.a ibc1dOe0fMgihdi:2jOkdklms4nQo2p(P5cV>'f0Gx& " %=*'0\8o<R ?[8\b]_ a,c9I] F + j!&F"*'pQ()*b,a-!.0k2V3%(4v6N78+:<;h<~7=A)B}]DNFTHG It\K~iLYM7ZS\U \WX/Yr*^^_`a#bVerkfbh#iHj- *93.G/b0J 1:2?k34{F5657U8T9`: >;V@SAWB:nC|aD)5E%H*I5=MNO:PeQ(R7SK(T8WUJV WAXT^Z[g]^n_hn`l#aJbcXde%flhUi`kBlEanZo9qa3rt=uAw%bxA#zC{0}8~fg7R W $ v 6l"Z &rb2^K:_lM$W&-]]j H$=k%bc"2QnYJ]EIwoN3 -1g2 1"EWPfo/MoN5tCTAZ7,*^IdYBm; ~#MS,Y2-C"+ AH;!R`LVM@_jW;9.Xn'Ul fDLo#GhKnT"_)6+W OIj;gPBTE]6PcC `U ea7ai'U)aeD?g:hT7m=wYV`# zSqN4}_3!]p,h.a\Ue![4Y&i%J; bRI;.xE dggzTSTn~\8W<m.m6Q#L@(K)\**L+4,y -R-. / 1t2d34#U8>@?5+@PA/SEgeI J_dK1`LM%NP%Qg=RDS6Z6[ \3 /usr/lib/gcc/arm-none-eabi/12.2.1/include../../../include/libopencm3/gd32/f1x0../../../include/libopencm3/cm3../../../include/libopencm3/gd32../../../include/libopencm3/stm32/commonrcc.cstdint.hrcc.hassert.hcommon.hstdbool.hrcc.hmemorymap.hmemorymap.hmemorymap.hrcc_common_all.hflash.hflash.hflash_common_all.hflash_common_f.hflash_common_f01.hv . .!t  .? .? .? .v . .!t  .? .? .? .v . .!t  .? .? .? ./v ' .p  ' = ' = ' = ' =. .= / t%  % 1 z '  '  9#  #  9#  #  9#  # v .1! .? .? .=" .=v .1! .? .? .=" .= .= .=.'. "!"/.,//.// #.+. .".-. ."/ .=w .=11 1  =   .!z  .=// 1  =  @ .=--  #  =  B .=.+. .".*. .".*. .#.). .#.+. !... ! / !!" //%5==>=$> @=1?===S  // .?>B  .?  =RCC_CFGR_SWS_SYSCLKSEL_HSECLK 0x1SCB_BASE (SCS_BASE + 0x0D00)__UHA_FBIT__ 8ADC1_BASE (PERIPH_BASE_APB2 + 0x2400)RCC_CFGR_PPRE2_HCLK_DIV8 0x6RCC_CIR_LSERDYIE (1 << 9)RCC_CFGR2_PREDIV_DIV15 0xeRCC_CLOCK_HSE8_72MHZFLASH_OBR_DATA0 (0xFF << FLASH_OBR_DATA0_SHIFT)CORESIGHT_LSR_SLK (1<<1)__GCC_ATOMIC_WCHAR_T_LOCK_FREE 2__CHAR_UNSIGNED__ 1RCC_CSR_LSION (1 << 0)RCC_CSR_LPWRRSTF (1 << 31)__FLT64_HAS_INFINITY__ 1RCC_APB1ENR MMIO32(RCC_BASE + 0x1c)__LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)__GNUC_MINOR__ 2__GCC_DESTRUCTIVE_SIZE 64__LACCUM_EPSILON__ 0x1P-31LK__PTRDIFF_MAX__ 0x7fffffff__SACCUM_MIN__ (-0X1P7HK-0X1P7HK)FLASH_KEYR2 MMIO32(FLASH_MEM_INTERFACE_BASE + 0x44)__INTMAX_MAX__ 0x7fffffffffffffffLLRCC_APB1ENR_TIM6EN (1 << 4)__TQ_IBIT__ 0__FLT64_DECIMAL_DIG__ 17RCC_CSR_RMVF (1 << 24)WINT_MIN __WINT_MIN__INT_FAST64_MAXFLASH_ACR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x00)__ATOMIC_CONSUME 1__ULACCUM_FBIT__ 32__WCHAR_MAX__ 0xffffffffURCC_CFGR_ADCPRE (3 << RCC_CFGR_ADCPRE_SHIFT)RCC_CFGR2_PREDIV_DIV14 0xdCEC_BASE (PERIPH_BASE_APB1 + 0x7800)INT64_MAX __INT64_MAX__INTMAX_MIN__SIZEOF_LONG_LONG__ 8__DBL_MAX_10_EXP__ 308__FRACT_MIN__ (-0.5R-0.5R)__ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK__USACCUM_MAX__ 0XFFFFP-8UHK__SFRACT_FBIT__ 7__INTMAX_WIDTH__ 64__ARM_FEATURE_BF16_SCALAR_ARITHMETIC__SQ_IBIT__ 0__ORDER_PDP_ENDIAN__ 3412__SIZE_TYPE__ unsigned intRCC_APB1RSTR_USART2RST (1 << 17)RCC_CIR_PLLRDYIE (1 << 12)rcc_set_usbpre__INT8_TYPE__ signed char__ARM_ARCH_PROFILE 77__USACCUM_MIN__ 0.0UHKRCC_CFGR_PLLMUL_PLL_CLK_MUL14 0xc__FLT32_DECIMAL_DIG__ 9RCC_CFGR_PLLMUL_PLL_CLK_MUL15 0xdFLASH_KEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x04)__DECIMAL_DIG__ 17__LDBL_MIN_EXP__ (-1021)UINTPTR_MAX __UINTPTR_MAX____LDBL_MANT_DIG__ 53INT64_MIN (-INT64_MAX - 1)__UINT8_C(c) c__INT16_TYPE__ short intRCC_CFGR_ADCPRE_PCLK2_DIV2 0x0true 1__FLT64_MAX__ 1.7976931348623157e+308F64RCC_CFGR3_USART2SW_SYSCLK (1 << RCC_CFGR3_USART2SW_SHIFT)UINT_FAST32_MAXRCC_APB1ENR_USBEN (1 << 23)INT_FAST64_MAX __INT_FAST64_MAX____GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1__STDC_HOSTED__ 1rcc_osc_off__SIG_ATOMIC_TYPE__ intRCC_CSR_SFTRSTF (1 << 28)__INT_FAST64_TYPE__ long long int__WINT_TYPE__ unsigned intGPIO_PORT_C_BASE (PERIPH_BASE_AHB2 + 0x0800)INT32_MIN (-INT32_MAX - 1)RCC_AHBENR_SRAMEN (1 << 2)__FLT32_MAX_10_EXP__ 38RCC_CFGR_HPRE_DIV8 0xaRCC_CIR MMIO32(RCC_BASE + 0x08)__USFRACT_MAX__ 0XFFP-8UHRRCC_APB1RSTR_TIM3RST (1 << 1)__UINTPTR_MAX__ 0xffffffffUFLASH_OBR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x1C)RCC_CFGR_PLLMUL_PLL_CLK_MUL7 0x5__FLT32_MIN_EXP__ (-125)RCC_CIR_HSIRDYC (1 << 18)RCC_CFGR2_PREDIV_DIV7 0x6UINT32_MAX __UINT32_MAX__FLASH_CR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x10)__FLT64_DENORM_MIN__ 4.9406564584124654e-324F64__ULFRACT_FBIT__ 32INT8_MIN (-INT8_MAX - 1)__FLT64_MIN_10_EXP__ (-307)RCC_APB1ENR_TIM14EN (1 << 8)__GNUC_EXECUTION_CHARSET_NAME "UTF-8"BIT10 (1<<10)__INT_FAST64_WIDTH__ 64INT_LEAST64_MAX __INT_LEAST64_MAX__SPI1_BASE (PERIPH_BASE_APB2 + 0x3000)RCC_CFGR_MCOPRE_DIV32 (5 << RCC_CFGR_MCOPRE_SHIFT)__SFRACT_EPSILON__ 0x1P-7HRRCC_CLOCK_HSI_64MHZ__INT32_C(c) c ## Lppre1__ORDER_BIG_ENDIAN__ 4321SIZE_MAXRCC_CFGR_PLLMUL_PLL_CLK_MUL3 0x1__SQ_FBIT__ 31FLASH_WRPR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x20)DWT_BASE (PPBI_BASE + 0x1000)INT_LEAST32_MIN (-INT_LEAST32_MAX - 1)FLASH_RDP_L1 ((uint8_t)0xf0)RCC_CFGR_HPRE_SYSCLK_DIV16 0xbFLASH_CR_PER (1 << 1)__UHQ_FBIT__ 16RCC_CFGR_PLLMUL_PLL_CLK_MUL2 0x0__FLT64_MIN_EXP__ (-1021)ITM_BASE (PPBI_BASE + 0x0000)__PTRDIFF_WIDTH__ 32__UINT_FAST8_MAX__ 0xffffffffUUINT16_C(c) __UINT16_C(c)RCC_APB2ENR_ADCEN (1 << 9)__LACCUM_IBIT__ 32RCC_CFGR_USBPRE_SHIFT 22__INT_FAST16_WIDTH__ 32INTMAX_C__VERSION__ "12.2.1 20221205"__VFP_FP__ 1RCC_CFGR_PLLMUL_4_SHIFT 27__LLFRACT_MIN__ (-0.5LLR-0.5LLR)INT_FAST8_MAXRCC_CIR_HSERDYC (1 << 19)RCC_CFGR_ADCPRE_PCLK2_DIV8 0x3__GCC_ATOMIC_POINTER_LOCK_FREE 2__UINT_FAST16_MAX__ 0xffffffffUFLASH_OBR_RDPRT_SHIFT 1__INTPTR_MAX__ 0x7fffffffINT64_C(c) __INT64_C(c)RCC_CFGR3_USART2SW_SHIFT 16FLASH_OBR_USER (0xFF << FLASH_OBR_USER_SHIFT)rcc_osc_ready_int_clear__GCC_IEC_559_COMPLEX 0__UFRACT_MIN__ 0.0URrcc_set_pll_multiplication_factorWCHAR_MAX __WCHAR_MAX____FLT32X_HAS_INFINITY__ 1UINT_FAST16_MAX __UINT_FAST16_MAX__RCC_CFGR_PPRE2_HCLK_NODIV 0x0rcc_set_pllxtpreFLASH_ACR_PRFTBS (1 << 5)__UINT_LEAST8_TYPE__ unsigned charRCC_AHBENR_GPIOFEN (1 << 22)__ACCUM_FBIT__ 15PERIPH_BASE_APB2 (PERIPH_BASE + 0x10000)__UACCUM_IBIT__ 16long intUINT8_MAXIWDG_BASE (PERIPH_BASE_APB1 + 0x3000)SIZE_MAX __SIZE_MAX____INT_FAST64_MAX__ 0x7fffffffffffffffLL__FLT32X_DECIMAL_DIG__ 17FLASH_OPTKEYR_KEY2 FLASH_KEYR_KEY2__DBL_MIN__ ((double)2.2250738585072014e-308L)__FLT32X_HAS_QUIET_NAN__ 1FLASH_ACR_LATENCY_048_072MHZ 2__FLT32X_EPSILON__ 2.2204460492503131e-16F32x__ARM_ARCH_7M__ 1NVIC_BASE (SCS_BASE + 0x0100)__INT_FAST8_TYPE__ intBIT13 (1<<13)__UDA_FBIT__ 32USART2_BASE (PERIPH_BASE_APB1 + 0x4400)RCC_CFGR_HPRE_SYSCLK_DIV64 0xc__UINTMAX_C(c) c ## ULLrcc_enable_rtc_clock__SIZEOF_POINTER__ 4__INT_LEAST8_TYPE__ signed char__GCC_ATOMIC_BOOL_LOCK_FREE 2BIT4 (1<<4)UINT_FAST64_MAXBIT0 (1<<0)INT_FAST32_MAX__ARM_NEON____FLT32_MAX_EXP__ 128UINT_LEAST8_MAX __UINT_LEAST8_MAX__RCC_AHBENR_DMAEN (1 << 0)__THUMB_INTERWORK__ 1__ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLRrcc_ahb_frequencyshort unsigned intBBIO_PERIPH(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x42000000 + (bit) * 4)I2C2_BASE (PERIPH_BASE_APB1 + 0x5800)BIT7 (1<<7)BIT17 (1<<17)__FLT32X_MIN_10_EXP__ (-307)__ELF__ 1UINT8_MAX __UINT8_MAX____CHAR32_TYPE__ long unsigned intSIG_ATOMIC_MIN__ARM_FEATURE_FP16_VECTOR_ARITHMETICLIBOPENCM3_CM3_COMMON_H BIT23 (1<<23)RCC_CFGR_PLLMUL_PLL_CLK_MUL9 0x7__DBL_IS_IEC_60559__ 2USB_PMA_BASE (PERIPH_BASE_APB1 + 0x6000)__FLT_MAX_EXP__ 128__SIZEOF_LONG__ 4RCC_APB2RSTR_TIM15RST (1 << 16)RCC_CFGR2_PREDIV_DIV13 0xcRCC_BDCR_RTCEN (1 << 15)__SIZEOF_DOUBLE__ 8__INT_LEAST32_WIDTH__ 32RCC_CFGR2_PREDIV_DIV11 0xaFLASH_OPTKEYR_KEY1 FLASH_KEYR_KEY1RCC_CFGR_MCO_SHIFT 24INFO_BASE (0x1ffff000U)rcc_clock_scaleBIT27 (1<<27)RCC_CFGR_MCO_LSE 3__UTA_FBIT__ 64INTMAX_C(c) __INTMAX_C(c)RCC_CIR_LSERDYC (1 << 17)__FLT_DECIMAL_DIG__ 9LIBOPENCM3_MEMORYMAP_COMMON_H RCC_LSIsigned charuint8_tINT8_MAXINTMAX_MIN (-INTMAX_MAX - 1)INT32_C(c) __INT32_C(c)__GNUC_STDC_INLINE__ 1__FRACT_FBIT__ 15FLASH_CR2 MMIO32(FLASH_MEM_INTERFACE_BASE + 0x50)__LLACCUM_EPSILON__ 0x1P-31LLKRCC_CFGR2_PREDIV_DIV8 0x7__GNUC_PATCHLEVEL__ 1__GCC_ATOMIC_CHAR32_T_LOCK_FREE 2PTRDIFF_MINFLASH_MEM_INTERFACE_BASE (PERIPH_BASE_AHB1 + 0x02000)__UINT_LEAST16_MAX__ 0xffffPPBI_BASE (0xE0000000U)__STDC_VERSION__ 201710LRCC_CFGR_PPRE_DIV16 0x7RCC_CFGR_PPRE_DIV8 0x6__FLT64_MAX_10_EXP__ 308GPIO_PORT_B_BASE (PERIPH_BASE_AHB2 + 0x0400)MMIO32(addr) (*(volatile uint32_t *)(addr))WINT_MINRCC_APB1RSTR_CECRST (1 << 30)FLASH_OBR_DATA1_SHIFT 24__UINT_FAST32_TYPE__ unsigned intunsigned char__STDC_UTF_32__ 1__SIZEOF_FLOAT__ 4__FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32xUINT64_MAX__FLT_MAX_10_EXP__ 38TIM6_BASE (PERIPH_BASE_APB1 + 0x1000)__FRACT_MAX__ 0X7FFFP-15RTIM3_BASE (PERIPH_BASE_APB1 + 0x0400)INT_LEAST32_MAX __INT_LEAST32_MAX__RCC_CFGR_MCO_SYSCLK 4RCC_CFGR_MCO_MASK 0x7__INT_FAST32_MAX__ 0x7fffffff__ATOMIC_SEQ_CST 5LIBOPENCM3_FLASH_H RCC_AHBENR MMIO32(RCC_BASE + 0x14)rcc_rtc_clock_enabled_flagRCC_CFGR_ADCPRE_DIV2 0x0RCC_CFGR_USBPRE_PLL_CLK_NODIV 0x1RCC_AHBENR_GPIODEN (1 << 20)RCC_CIR_PLLRDYF (1 << 4)RCC_CFGR2_PREDIV_DIV6 0x5__UINT16_MAX__ 0xffff__TQ_FBIT__ 127FLASH_KEYR_KEY1 ((uint32_t)0x45670123)RCC_CFGR_MCO_HSI 5ahb_frequency__USQ_FBIT__ 32INT_FAST16_MINpll_hse_predivRCC_CSR_IWDGRSTF (1 << 29)__SIZEOF_SHORT__ 2__ULLACCUM_FBIT__ 32RCC_APB1ENR_TIM2EN (1 << 0)_BoolFLASH_CR_OPTWRE (1 << 9)RCC_CIR_LSIRDYF (1 << 0)UINT_LEAST8_MAXRCC_CFGR_PLLMUL_PLL_CLK_MUL12 0xaUINT8_C(c) __UINT8_C(c)RCC_CIR_HSIRDYIE (1 << 10)__SIZEOF_LONG_DOUBLE__ 8RCC_AHBENR_FLTFEN (1 << 4)GPIO_PORT_A_BASE (PERIPH_BASE_AHB2 + 0x0000)__PRAGMA_REDEFINE_EXTNAME 1__WCHAR_TYPE__ unsigned intWINT_MAX __WINT_MAX____USA_IBIT__ 16__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1PTRDIFF_MIN (-PTRDIFF_MAX - 1)DESIG_UNIQUE_ID2 MMIO32(DESIG_UNIQUE_ID_BASE + 8)__SFRACT_MAX__ 0X7FP-7HR__UINT_FAST64_TYPE__ long long unsigned intRCC_APB2ENR_TIM15EN (1 << 16)__FLT_MIN__ 1.1754943508222875e-38F__HA_FBIT__ 7FLASH_CR_OPTPG (1 << 4)__FDPIC__RCC_CIR_HSI14RDYIE (1 << 13)RCC_BDCR_LSERDY (1 << 1)__FLT32_IS_IEC_60559__ 2RCC_CSR_PINRSTF (1 << 26)INT_FAST64_MINFLASH_OBR_OPTERR (1 << 0)rcc_osc_ready_int_enablercc_set_prediv__LDBL_EPSILON__ 2.2204460492503131e-16LWWDG_BASE (PERIPH_BASE_APB1 + 0x2c00)__USFRACT_MIN__ 0.0UHR__ARM_NEON__UINT8_MAX__ 0xffRCC_APB1RSTR_SPI3RST (1 << 15)__LDBL_MAX_EXP__ 1024RCC_CIR_PLLRDYC (1 << 20)LIBOPENCM3_MEMORYMAP_H RCC_CFGR_PLLMUL_PLL_CLK_MUL5 0x3RCC_CFGR_SWS_SYSCLKSEL_HSICLK 0x0__DBL_HAS_DENORM__ 1DESIG_UNIQUE_ID0 MMIO32(DESIG_UNIQUE_ID_BASE)RCC_CFGR_PPRE1 (7 << RCC_CFGR_PPRE1_SHIFT)RCC_CFGR_MCO_HSI14 1RCC_APB1RSTR_USBRST (1 << 23)__DA_FBIT__ 31__GXX_ABI_VERSION 1017GPIO_PORT_D_BASE (PERIPH_BASE_AHB2 + 0x0c00)__INT_LEAST16_MAX__ 0x7fffRCC_CFGR_USBPRE_PLL_CLK_DIV2 0x3FLASH_CR_PG (1 << 0)__FLT_DENORM_MIN__ 1.4012984643248171e-45F__LDBL_MAX__ 1.7976931348623157e+308LRCC_CFGR_ADCPRE_DIV8 0x3INT_LEAST8_MAX __INT_LEAST8_MAX__rcc_osc_on__UINT32_C(c) c ## ULRCC_CFGR_PLLXTPRE_HSE_CLK_DIV2 0x1__UACCUM_MIN__ 0.0UKUINT32_C(c) __UINT32_C(c)__FLT_EPSILON__ 1.1920928955078125e-7FRCC_AHBRSTR_OTGFSRST (1 << 12)__PTRDIFF_TYPE__ intFLASH_OBR_USER_SHIFT 8__ARM_ARCH_ISA_THUMBRCC_CR_HSEON (1 << 16)RCC_CFGR_MCO_HSE 6FLASH_OBR_RDPRT (3 << FLASH_OBR_RDPRT_SHIFT)__UACCUM_EPSILON__ 0x1P-16UK__ARM_FEATURE_MATMUL_INT8RCC_CFGR_PLLSRC_HSI_CLK_DIV2 0x0LIBOPENCM3_CM3_MEMORYMAP_H __GCC_ATOMIC_SHORT_LOCK_FREE 2rcc_set_pll_sourceRCC_CFGR_PLLMUL_PLL_CLK_MUL8 0x6RCC_AHBRSTR_ETHMACRST (1 << 14)__USACCUM_FBIT__ 8__GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1cm3_assert(expr) do { if (CM3_LIKELY(expr)) { (void)0; } else { cm3_assert_failed(); } } while (0)__LACCUM_FBIT__ 31SCS_BASE (PPBI_BASE + 0xE000)FLASH_ACR_LATENCY_1WS 1RCC_APB2RSTR_USART1RST (1 << 14)__FLT32_HAS_QUIET_NAN__ 1I2C1_BASE (PERIPH_BASE_APB1 + 0x5400)RCC_CFGR_MCOPRE_DIV4 (2 << RCC_CFGR_MCOPRE_SHIFT)__LDBL_HAS_INFINITY__ 1RCC_CFGR_MCOPRE_DIV1 (0 << RCC_CFGR_MCOPRE_SHIFT)__TA_FBIT__ 63UINT16_MAX __UINT16_MAX__MMIO8(addr) (*(volatile uint8_t *)(addr))__FLT32X_MAX_10_EXP__ 308FLASH_ACR_LATENCY_MASK 7__ARM_ARCH_EXT_IDIV__ 1__ARM_PCS 1bool _Bool__UQQ_IBIT__ 0SYSCFG_COMP_BASE (PERIPH_BASE_APB2 + 0x0000)UINTMAX_MAX __UINTMAX_MAX____SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)__UINT_LEAST8_MAX__ 0xffBBIO_SRAM(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x22000000 + (bit) * 4)TSC_BASE (PERIPH_BASE_AHB1 + 0x03000)RCC_CR_HSIRDY (1 << 1)INT16_MAX __INT16_MAX__PERIPH_BASE_AHB2 (PERIPH_BASE + 0x8000000)__FLT32X_IS_IEC_60559__ 2PERIPH_BASE_APB1 (PERIPH_BASE + 0x00000)FLASH_SR_WRPRTERR (1 << 4)LIBOPENCM3_DEPRECATED(x) __attribute__((deprecated(x)))rcc_clock_hsircc_css_int_flag__INT_LEAST16_WIDTH__ 16USB_SRAM_BASE (PERIPH_BASE_APB1 + 0x6000)RCC_APB1RSTR_TIM14RST (1 << 8)__DEC_EVAL_METHOD__ 2rcc_backupdomain_reset__ARM_FEATURE_FP16_FMLINT16_MIN (-INT16_MAX - 1)__USFRACT_EPSILON__ 0x1P-8UHR__WINT_MAX__ 0xffffffffURCC_CFGR_PPRE1_HCLK_DIV8 0x6__USFRACT_FBIT__ 8CORESIGHT_LSR_SLI (1<<0)__USER_LABEL_PREFIX__ __UINT64_MAX__ 0xffffffffffffffffULLINT_FAST8_MININT_FAST8_MAX __INT_FAST8_MAX__FLASH_AR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x14)__UINT32_MAX__ 0xffffffffULRCC_CFGR_HPRE_DIV16 0xb__INT_LEAST8_MAX__ 0x7frcc_osc_ready_int_flag__ARM_FEATURE_QBIT 1__ARM_FEATURE_CLZ 1RCC_HSE__ARM_FEATURE_COMPLEXBIT15 (1<<15)RCC_CFGR2_PREDIV_DIV5 0x4FLASH_ACR_LATENCY_0WS 0RCC_CFGR3_ADCSW (1 << 8)RCC_CIR_LSERDYF (1 << 1)__ARM_SIZEOF_WCHAR_T 4__FLT32X_MAX_EXP__ 1024__UINT_LEAST32_MAX__ 0xffffffffUL__DBL_EPSILON__ ((double)2.2204460492503131e-16L)INT_FAST8_MIN (-INT_FAST8_MAX - 1)__LFRACT_MIN__ (-0.5LR-0.5LR)__INT_LEAST64_WIDTH__ 64INT_FAST64_MIN (-INT_FAST64_MAX - 1)__ACCUM_MAX__ 0X7FFFFFFFP-15K__INT8_MAX__ 0x7fCRC_BASE (PERIPH_BASE_AHB1 + 0x03000)BIT14 (1<<14)RCC_CFGR_HPRE (0xF << RCC_CFGR_HPRE_SHIFT)__GCC_HAVE_DWARF2_CFI_ASM 1__ARM_FEATURE_CRC32__SFRACT_MIN__ (-0.5HR-0.5HR)long unsigned int__SA_IBIT__ 16__SHRT_WIDTH__ 16BIT20 (1<<20)__ARM_FEATURE_MVE__ARM_FP16_FORMAT_IEEE__UINT16_TYPE__ short unsigned intRCC_CFGR_HPRE_DIV512 0xf__SOFTFP__ 1UINT_LEAST16_MAX __UINT_LEAST16_MAX__rcc_css_int_clear__FLT_EVAL_METHOD_TS_18661_3__ 0RCC_CFGR_HPRE_DIV64 0xc__SCHAR_WIDTH__ 8BIT18 (1<<18)UINT_FAST16_MAX__UINT_FAST8_TYPE__ unsigned int__LLACCUM_IBIT__ 32__FRACT_EPSILON__ 0x1P-15RRCC_CFGR_PPRE_NODIV 0x0BIT24 (1<<24)__INT32_MAX__ 0x7fffffffLRCC_CFGR_PLLMUL_PLL_CLK_MUL10 0x8RCC_CFGR_HPRE_DIV256 0xeUINTMAX_MAXBIT30 (1<<30)__INT_LEAST64_MAX__ 0x7fffffffffffffffLLRCC_CIR_CSSC (1 << 23)__ARM_FEATURE_BF16_VECTOR_ARITHMETICFLASH_RDP_L2 ((uint8_t)0xcc)LIBOPENCM3_RCC_H __FLT32_MANT_DIG__ 24RCC_CFGR_ADCPRE_SHIFT 14INT_LEAST8_MAX__FLT32_DENORM_MIN__ 1.4012984643248171e-45F32__UINT64_C(c) c ## ULL__UINT_LEAST64_TYPE__ long long unsigned intWCHAR_MIN __WCHAR_MIN__FLASH_SR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x0C)INT8_MAX __INT8_MAX__RCC_CSR_LSIRDY (1 << 1)BIT28 (1<<28)cm3_assert_failed__GCC_ATOMIC_CHAR16_T_LOCK_FREE 2__DBL_MAX_EXP__ 1024__ATOMIC_RELEASE 3UINT_FAST8_MAX__FLT_MANT_DIG__ 24clock__UDQ_IBIT__ 0rcc_clock_setup_pllRCC_CR_HSERDY (1 << 17)__OPTIMIZE_SIZE__ 1__OPTIMIZE__ 1__UACCUM_MAX__ 0XFFFFFFFFP-16UK__FLT64_NORM_MAX__ 1.7976931348623157e+308F64RCC_BDCR MMIO32(RCC_BASE + 0x20)UINTPTR_MAXRCC_CFGR_PPRE2_HCLK_DIV4 0x5__LDBL_DENORM_MIN__ 4.9406564584124654e-324LRCC_APB1RSTR_WWDGRST (1 << 11)__INT64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_SAT 1FLASH_RDP_L0 ((uint8_t)0xa5)__ULLFRACT_IBIT__ 0__thumb__ 1FLASH_OBR_RDPRT_L2 (3 << FLASH_OBR_RDPRT_SHIFT)rcc_wait_for_osc_readyRCC_CFGR_MCOPRE_DIV2 (1 << RCC_CFGR_MCOPRE_SHIFT)MMIO16(addr) (*(volatile uint16_t *)(addr))RCC_APB2ENR_SPI1EN (1 << 12)DAC_BASE (PERIPH_BASE_APB1 + 0x7400)__GNUC__ 12RCC_CFGR_SW (3 << RCC_CFGR_SW_SHIFT)WCHAR_MAXRCC_CFGR_PPRE1_HCLK_DIV4 0x5__LONG_WIDTH__ 32__FLT_MAX__ 3.4028234663852886e+38FINT32_MAX __INT32_MAX____UACCUM_FBIT__ 16RCC_CFGR3_USART2SW_LSE (2 << RCC_CFGR3_USART2SW_SHIFT)__UFRACT_EPSILON__ 0x1P-16UR__WCHAR_MIN__ 0U__FLT_HAS_DENORM__ 1RCC_CFGR_SWS_SHIFT 2CORESIGHT_LSR_OFFSET 0xfb4__GCC_ATOMIC_LONG_LOCK_FREE 2__ULACCUM_MIN__ 0.0ULKRCC_CIR_HSIRDYF (1 << 2)__INT_MAX__ 0x7fffffff__ARM_ARCH 7RCC_LSERCC_CFGR_PLLSRC (1 << 16)__FLT_RADIX__ 2BIT3 (1<<3)long long intCORESIGHT_LAR_KEY 0xC5ACCE55rcc_css_enable__ARM_FEATURE_CMSEINT16_MAXINTPTR_MAXrcc_apb1_frequency__LDBL_HAS_QUIET_NAN__ 1__LONG_LONG_WIDTH__ 64BIT6 (1<<6)RCC_APB1ENR_I2C2EN (1 << 22)RCC_CFGR_MCOPRE_SHIFT 28__UINT_FAST64_MAX__ 0xffffffffffffffffULLRCC_APB2RSTR MMIO32(RCC_BASE + 0x0c)__ARM_FP__HA_IBIT__ 8__ARM_FEATURE_DSP__INTPTR_WIDTH__ 32__GCC_ATOMIC_LLONG_LOCK_FREE 1RCC_CIR_LSIRDYC (1 << 16)ppre2BIT9 (1<<9)FLASH_ACR_PRFTEN FLASH_ACR_PRFTBE__FLT32X_MIN__ 2.2250738585072014e-308F32xINTMAX_MAX __INTMAX_MAX____FLT64_MAX_EXP__ 1024RCC_CFGR2_PREDIV_NODIV 0x0UINT16_MAX__FLT64_MIN__ 2.2250738585072014e-308F64__INTMAX_C(c) c ## LLRCC_CFGR3_USART2SW_HSI (3 << RCC_CFGR3_USART2SW_SHIFT)__ARM_ARCH_PROFILE__INT64_TYPE__ long long int__LFRACT_FBIT__ 31__CHAR_BIT__ 8__SIZEOF_WCHAR_T__ 4BACKUP_REGS_BASE (RTC_BASE + 0x50)RCC_APB1ENR_SPI3EN (1 << 15)RCC_CR_HSION (1 << 0)__UFRACT_MAX__ 0XFFFFP-16URFLASH_OBR_RDPRT_L0 (0 << FLASH_OBR_RDPRT_SHIFT)INT64_MAXFPB_BASE (PPBI_BASE + 0x2000)RCC_CFGR_PPRE2_SHIFT 11__INT_LEAST32_MAX__ 0x7fffffffL__SFRACT_IBIT__ 0RCC_CFGR3 MMIO32(RCC_BASE + 0x30)STIR_BASE (SCS_BASE + 0x0F00)__BYTE_ORDER__ __ORDER_LITTLE_ENDIAN____FLT32_EPSILON__ 1.1920928955078125e-7F32__ARM_NEON_FPINTPTR_MIN (-INTPTR_MAX - 1)UINT_FAST64_MAX __UINT_FAST64_MAX__FLASH_OPTION_BYTE(i) MMIO16(INFO_BASE+0x0800 + (i)*2)ID_BASE (SCS_BASE + 0x0FD0)SYS_TICK_BASE (SCS_BASE + 0x0010)rcc_osc__UFRACT_FBIT__ 16__UDQ_FBIT__ 64__DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)RCC_APB1ENR_PWREN (1 << 28)__LDBL_MAX_10_EXP__ 308__DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)__INT_FAST32_TYPE__ intunsigned intLIBOPENCM3_FLASH_COMMON_F01_H __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK__FLT_MIN_EXP__ (-125)__FLT64_HAS_QUIET_NAN__ 1FLASH_CR_STRT (1 << 6)RCC_CIR_HSI14RDYF (1 << 5)FLASH_SR_EOP (1 << 5)RCC_CFGR_MCOPRE_DIV64 (6 << RCC_CFGR_MCOPRE_SHIFT)__USACCUM_IBIT__ 8RCC_CFGR_PPRE1_HCLK_NODIV 0x0GNU C17 12.2.1 20221205 -mcpu=cortex-m3 -mthumb -mfloat-abi=soft -march=armv7-m -ggdb3 -Os -fno-common -ffunction-sections -fdata-sectionsRCC_CFGR_PPRE2 (7 << RCC_CFGR_PPRE2_SHIFT)__FLT64_HAS_DENORM__ 1__FLT_DIG__ 6_STDBOOL_H RCC_CFGR_HPRE_SYSCLK_DIV4 0x9rcc_system_clock_sourceFLASH_ACR_LATENCY_024_048MHZ 1__FLT_EVAL_METHOD__ 0RCC_CFGR_PLLMUL_0_3_SHIFT 18__SCHAR_MAX__ 0x7fINT_LEAST32_MIN__INT_FAST8_WIDTH__ 32__STDC_UTF_16__ 1RCC_CIR_HSI14RDYC (1 << 21)LIBOPENCM3_RCC_COMMON_ALL_H __ARM_FEATURE_LDREX__UQQ_FBIT__ 8RCC_CFGR_HPRE_SHIFT 4RCC_CFGR_PPRE2_HCLK_DIV16 0x7INT16_C__ARM_FP16_ARGS__GCC_IEC_559 0INT_LEAST8_MIN (-INT_LEAST8_MAX - 1)INT_LEAST16_MAX __INT_LEAST16_MAX____LFRACT_MAX__ 0X7FFFFFFFP-31LR__SIZEOF_PTRDIFF_T__ 4RCC_APB1ENR_DACEN (1 << 29)__STDC__ 1FLASH_OBR_RDPRT_L1 (1 << FLASH_OBR_RDPRT_SHIFT)__ARM_FEATURE_IDIV 1RCC_APB2RSTR_SYSCFGRST (1 << 0)__FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__rcc_set_rtc_clock_source__UINT8_TYPE__ unsigned charRCC_AHBENR_GPIOCEN (1 << 19)rcc_css_disable__ARM_FEATURE_COPROC 15RCC_CFGR_SWS_SYSCLKSEL_PLLCLK 0x2UINT64_MAX __UINT64_MAX____GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"INT8_MINPERIPH_BASE (0x40000000U)PERIPH_BASE_AHB1 (PERIPH_BASE + 0x20000)__USA_FBIT__ 16UINTMAX_C(c) __UINTMAX_C(c)RCC_APB2ENR MMIO32(RCC_BASE + 0x18)__ULLFRACT_MIN__ 0.0ULLR__FLT32X_MIN_EXP__ (-1021)INT_LEAST16_MIN (-INT_LEAST16_MAX - 1)__FLT_HAS_QUIET_NAN__ 1__GCC_ATOMIC_CHAR_LOCK_FREE 2cm3_assert_not_reached() cm3_assert_failed()__LFRACT_EPSILON__ 0x1P-31LR__ARM_SIZEOF_MINIMAL_ENUM 1UINT_FAST8_MAX __UINT_FAST8_MAX____FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x__arm__ 1RCC_CR MMIO32(RCC_BASE + 0x00)rcc_set_adcpreRCC_CFGR_ADCPRE_DIV6 0x2__FLT32_MIN_10_EXP__ (-37)TIM1_BASE (PERIPH_BASE_APB2 + 0x2c00)MMIO64(addr) (*(volatile uint64_t *)(addr))__ARM_FP16_FORMAT_ALTERNATIVE__LDBL_NORM_MAX__ 1.7976931348623157e+308LDESIG_UNIQUE_ID1 MMIO32(DESIG_UNIQUE_ID_BASE + 4)__BIGGEST_ALIGNMENT__ 8INT8_C(c) __INT8_C(c)RCC_APB1RSTR_TIM2RST (1 << 0)__TA_IBIT__ 64pllmulRCC_CFGR2_PREDIV_DIV4 0x3RCC_CFGR_HPRE_SYSCLK_NODIV 0x0FLASH_CR_OPTER (1 << 5)__ARM_FEATURE_QRDMXRCC_CFGR_HPRE_NODIV 0x0__ARM_ARCH_ISA_THUMB 2__LONG_LONG_MAX__ 0x7fffffffffffffffLLpllxtpre__WINT_WIDTH__ 32RCC_CFGR_PPRE_DIV4 0x5SIG_ATOMIC_MAX __SIG_ATOMIC_MAX__RCC_CFGR_MCO_LSI 2RCC_CFGR_MCOPRE_DIV16 (4 << RCC_CFGR_MCOPRE_SHIFT)RCC_CFGR2_PREDIV 0xfBIT11 (1<<11)UINT_LEAST16_MAX__UFRACT_IBIT__ 0__ARM_32BIT_STATE 1_GCC_STDINT_H __INT8_C(c) c__LFRACT_IBIT__ 0SIG_ATOMIC_MIN __SIG_ATOMIC_MIN____SIZEOF_INT__ 4INT_LEAST64_MIN (-INT_LEAST64_MAX - 1)RCC_APB1RSTR_I2C1RST (1 << 21)__DBL_MIN_EXP__ (-1021)RCC_CFGR_PLLMUL_PLL_CLK_MUL13 0xb__LDBL_HAS_DENORM__ 1FLASH_OPTKEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x08)RCC_CIR_LSIRDYIE (1 << 8)INT_FAST32_MIN (-INT_FAST32_MAX - 1)RCC_APB1RSTR_DACRST (1 << 29)FLASH_KEYR_KEY2 ((uint32_t)0xcdef89ab)__FLT32_DIG__ 6INT_LEAST16_MAXRCC_CFGR_ADCPRE_PCLK2_DIV4 0x1RCC_CFGR_HPRE_SYSCLK_DIV128 0xdrcc_apb2_frequencyRCC_CIR_CSSF (1 << 7)RCC_CFGR_PLLXTPRE_HSE_CLK 0x0BIT21 (1<<21)__HAVE_SPECULATION_SAFE_VALUE 1__SACCUM_FBIT__ 7__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1INT32_MAXrcc_set_sysclk_sourceRCC_BDCR_BDRST (1 << 16)__ACCUM_MIN__ (-0X1P15K-0X1P15K)END_DECLS __ARM_FEATURE_CRYPTO__INT_LEAST32_TYPE__ long intRCC_CFGR_PPRE2_HCLK_DIV2 0x4RCC_CFGR_PLLNODIV (1 << 31)RCC_CFGR_HPRE_DIV4 0x9USB_DEV_FS_BASE (PERIPH_BASE_APB1 + 0x5c00)BIT19 (1<<19)__UINT_LEAST64_MAX__ 0xffffffffffffffffULL__FRACT_IBIT__ 0__ATOMIC_ACQUIRE 2UINT_LEAST64_MAX__FLT64_IS_IEC_60559__ 2FLASH_ACR_LATENCY_SHIFT 0BIT25 (1<<25)__ORDER_LITTLE_ENDIAN__ 1234__FLT_NORM_MAX__ 3.4028234663852886e+38Flong long unsigned int__FLT_MIN_10_EXP__ (-37)BIT31 (1<<31)RCC_AHBENR_GPIOAEN (1 << 17)__ULACCUM_IBIT__ 32RCC_AHBENR_GPIOEEN (1 << 21)__SHRT_MAX__ 0x7fff__LDBL_IS_IEC_60559__ 2__ULLACCUM_EPSILON__ 0x1P-32ULLK__APCS_32__ 1__DQ_FBIT__ 63FLASH_SR_PGERR (1 << 2)INT_LEAST64_MAX__SACCUM_IBIT__ 8use_hsereg32_REG_BIT(base,bit) (((base) << 5) + (bit))__UHQ_IBIT__ 0TIM2_BASE (PERIPH_BASE_APB1 + 0x0000)INT_LEAST8_MINBIT29 (1<<29)FLASH_CR_EOPIE (1 << 12)__INT_FAST16_TYPE__ intINT64_C__ULFRACT_MAX__ 0XFFFFFFFFP-32ULRRCC_CFGR2_PREDIV_DIV3 0x2__UINT_LEAST16_TYPE__ short unsigned int__ARM_FEATURE_FMA__LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK__CHAR16_TYPE__ short unsigned intRCC_CIR_HSERDYIE (1 << 11)__FLT32X_DIG__ 15RCC_CFGR_USBPRE_PLL_CLK_DIV1_5 0x0__UTQ_FBIT__ 128RCC_CFGR_HPRE_SYSCLK_DIV256 0xeFLASH_SR_BSY (1 << 0)__FINITE_MATH_ONLY__ 0__INT_FAST16_MAX__ 0x7fffffffRCC_APB1ENR_TIM3EN (1 << 1)PTRDIFF_MAX __PTRDIFF_MAX__RCC_CFGR2_PREDIV_DIV16 0xfRCC_CR_PLLRDY (1 << 25)usbpre__ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULKRCC_CFGR3_USART2SW (3 << RCC_CFGR3_USART2SW_SHIFT)RCC_HSI__ULFRACT_MIN__ 0.0ULRRCC_APB1ENR_I2C1EN (1 << 21)RCC_AHBRSTR MMIO32(RCC_BASE + 0x28)__DQ_IBIT__ 0__ARM_BF16_FORMAT_ALTERNATIVE__INT32_TYPE__ long intRCC_CFGR2_PREDIV_DIV12 0xbWCHAR_MINrcc_hse8_configsFLASH_AR2 MMIO32(FLASH_MEM_INTERFACE_BASE + 0x54)pllsrcRCC_CSR_PORRSTF (1 << 27)BEGIN_DECLS rcc.cRCC_APB2RSTR_SPI1RST (1 << 12)RCC_APB2ENR_SYSCFGCOMPEN (1 << 0)RCC_APB2ENR_TIM16EN (1 << 17)RCC_CSR MMIO32(RCC_BASE + 0x24)__UTQ_IBIT__ 0INT_FAST32_MAX __INT_FAST32_MAX____SA_FBIT__ 15FLASH_CR_MER (1 << 2)__FLT32X_MAX__ 1.7976931348623157e+308F32xGPIO_PORT_F_BASE (PERIPH_BASE_AHB2 + 0x1400)RCC_CR2 MMIO32(RCC_BASE + 0x34)__FLT32_MIN__ 1.1754943508222875e-38F32INT16_MININTPTR_MIN__FLT_IS_IEC_60559__ 2__THUMBEL__ 1RCC_CFGR_MCOPRE_DIV8 (3 << RCC_CFGR_MCOPRE_SHIFT)RCC_CIR_HSERDYF (1 << 3)RCC_APB1RSTR_TIM6RST (1 << 4)__QQ_IBIT__ 0RCC_CFGR_SW_SYSCLKSEL_HSICLK 0x0RCC_CFGR_USBPRE_PLL_CLK_DIV2_5 0x2RCC_CR_PLLON (1 << 24)__LLACCUM_FBIT__ 31__UINTMAX_TYPE__ long long unsigned int__USQ_IBIT__ 0__UINT_LEAST32_TYPE__ long unsigned int__ARM_FEATURE_NUMERIC_MAXMIN__INTMAX_TYPE__ long long intrcc_hsi_configs__GCC_ATOMIC_INT_LOCK_FREE 2RCC_APB2RSTR_TIM17RST (1 << 18)TIM16_BASE (PERIPH_BASE_APB2 + 0x4400)RCC_CFGR_HPRE_SYSCLK_DIV512 0xf__UINT_FAST32_MAX__ 0xffffffffUINTMAX_MAXRCC_APB1ENR_SPI2EN (1 << 14)RCC_PLL__ARM_FEATURE_FP16_SCALAR_ARITHMETICUINT_FAST32_MAX __UINT_FAST32_MAX____USACCUM_EPSILON__ 0x1P-8UHK__DBL_HAS_QUIET_NAN__ 1RCC_CFGR_PLLXTPRE (1 << 17)TIM17_BASE (PERIPH_BASE_APB2 + 0x4800)INT_FAST32_MIN__LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLRINT32_CRCC_CFGR_PLLMUL_PLL_CLK_MUL6 0x4/build/libopencm3/lib/gd32/f1x0RCC_CFGR_PPRE1_HCLK_DIV2 0x4INT64_MIN__SACCUM_MAX__ 0X7FFFP-7HK__INTPTR_TYPE__ intUINT8_C__UINTPTR_TYPE__ unsigned intUINT16_C__REGISTER_PREFIX__ __FLT32_MAX__ 3.4028234663852886e+38F32__DBL_DIG__ 15__ULFRACT_EPSILON__ 0x1P-32ULR__SIZEOF_SIZE_T__ 4__UINT64_TYPE__ long long unsigned int__INT64_C(c) c ## LLRCC_BASE (PERIPH_BASE_AHB1 + 0x01000)RCC_CLOCK_HSE8_END__LDBL_MIN_10_EXP__ (-307)USART1_BASE (PERIPH_BASE_APB2 + 0x3800)DMA1_BASE (PERIPH_BASE_AHB1 + 0x00000)TPIU_BASE (PPBI_BASE + 0x40000)__LDBL_MIN__ 2.2250738585072014e-308L__ARM_FEATURE_CDE__ACCUM_IBIT__ 16RCC_CFGR_PLLSRC_HSE_CLK 0x1FLASH_BASE (0x08000000U)CORESIGHT_LAR_OFFSET 0xfb0EXTI_BASE (PERIPH_BASE_APB2 + 0x0400)RCC_BDCR_LSEON (1 << 0)short intRCC_AHBENR_GPIOBEN (1 << 18)__UINT16_C(c) c__UDA_IBIT__ 32__FLT_HAS_INFINITY__ 1UINT_LEAST32_MAXRCC_CFGR_PPRE1_HCLK_DIV16 0x7BIT2 (1<<2)RCC_CFGR_MCOPRE_DIV128 (7 << RCC_CFGR_MCOPRE_SHIFT)__ATOMIC_RELAXED 0__ARM_FEATURE_COPROCRCC_CLOCK_HSI_48MHZRCC_CFGR_PLLMUL_PLL_CLK_MUL11 0x9__DBL_HAS_INFINITY__ 1UINT_LEAST64_MAX __UINT_LEAST64_MAX____SIG_ATOMIC_MAX__ 0x7fffffffUINT_LEAST32_MAX __UINT_LEAST32_MAX____FLT64_MANT_DIG__ 53RCC_BDCR_LSEBYP (1 << 2)RCC_APB1RSTR_SPI2RST (1 << 14)BIT5 (1<<5)BIT1 (1<<1)INT8_CINT_LEAST32_MAX__USES_INITFINI__ 1RCC_CFGR_PLLMUL_PLL_CLK_MUL16 0xe__DBL_DECIMAL_DIG__ 17FLASH_OBR_DATA0_SHIFT 16BIT8 (1<<8)RCC_APB1ENR_WWDGEN (1 << 11)INT16_C(c) __INT16_C(c)UINT32_MAXRCC_CFGR2 MMIO32(RCC_BASE + 0x2c)__INT16_MAX__ 0x7fffRCC_CFGR_USBPRE (3 << RCC_CFGR_USBPRE_SHIFT)RCC_APB2ENR_TIM17EN (1 << 18)__INT_WIDTH__ 32RCC_APB1ENR_CECEN (1 << 30)RCC_CFGR_PLLMUL_0_3 (0xF << RCC_CFGR_PLLMUL_0_3_SHIFT)RCC_CR_HSEBYP (1 << 18)__QQ_FBIT__ 7RTC_BASE (PERIPH_BASE_APB1 + 0x2800)__SIG_ATOMIC_WIDTH__ 32__FLT64_EPSILON__ 2.2204460492503131e-16F64RCC_CFGR2_PREDIV_DIV2 0x1RCC_CFGR_PPRE1_SHIFT 8__UTA_IBIT__ 64__ULLACCUM_IBIT__ 32RCC_CLOCK_HSI_ENDFLASH_ACR_LATENCY_2WS 1RCC_CFGR MMIO32(RCC_BASE + 0x04)__ULLFRACT_EPSILON__ 0x1P-64ULLRfalse 0TIM14_BASE (PERIPH_BASE_APB1 + 0x2000)DESIG_UNIQUE_ID_BASE (INFO_BASE + 0x7ac)__SIZEOF_WINT_T__ 4__ARM_FEATURE_UNALIGNED 1__GXX_TYPEINFO_EQUALITY_INLINE 0__LDBL_DECIMAL_DIG__ 17CM3_LIKELY(expr) (__builtin_expect(!!(expr), 1))RCC_CFGR_PPRE1_MASK 0x7RCC_AHBENR_CRCEN (1 << 6)__LACCUM_MIN__ (-0X1P31LK-0X1P31LK)__INT_FAST8_MAX__ 0x7fffffff__FLT32_HAS_DENORM__ 1__FLT32X_HAS_DENORM__ 1FLASH_OBR_DATA1 (0xFF << FLASH_OBR_DATA1_SHIFT)__ULLACCUM_MIN__ 0.0ULLK__INT_FAST32_WIDTH__ 32rcc_set_hpreRCC_CFGR_HPRE_SYSCLK_DIV2 0x8FLASH_SR2 MMIO32(FLASH_MEM_INTERFACE_BASE + 0x4C)RCC_CFGR_MCOPRE (7 << RCC_CFGR_MCOPRE_SHIFT)__ARM_ASM_SYNTAX_UNIFIED__ 1FLASH_CR_OBL_LAUNCH (1 << 13)RCC_APB2ENR_USART1EN (1 << 14)FLASH_CR_LOCK (1 << 7)__UINT32_TYPE__ long unsigned intINTPTR_MAX __INTPTR_MAX____ARM_FEATURE_DOTPRODRCC_APB2RSTR_ADCRST (1 << 9)__thumb2__ 1LIBOPENCM3_CM3_ASSERT_H RCC_CFGR_SW_SYSCLKSEL_HSECLK 0x1rcc_osc_ready_int_disableINT_LEAST64_MIN__GCC_CONSTRUCTIVE_SIZE 64clock_source__LLFRACT_IBIT__ 0uint32_tBIT12 (1<<12)RCC_CFGR_SWS (3 << RCC_CFGR_SWS_SHIFT)RCC_CFGR_HPRE_DIV128 0xdMPU_BASE (SCS_BASE + 0x0D90)__SACCUM_EPSILON__ 0x1P-7HK__GCC_ASM_FLAG_OUTPUTS__ 1RCC_CFGR_PLLMUL_4 (1 << RCC_CFGR_PLLMUL_4_SHIFT)RCC_CFGR_SW_SHIFT 0RCC_CFGR2_PREDIV_DIV10 0x9RCC_CFGR2_PREDIV_DIV9 0x8__UINT_FAST16_TYPE__ unsigned int__UHA_IBIT__ 8RCC_CSR_WWDGRSTF (1 << 30)RCC_APB1RSTR_I2C2RST (1 << 22)__ACCUM_EPSILON__ 0x1P-15K__ULACCUM_EPSILON__ 0x1P-32ULK__LDBL_DIG__ 15POWER_CONTROL_BASE (PERIPH_BASE_APB1 + 0x7000)UINT64_C__SIZE_WIDTH__ 32SIG_ATOMIC_MAXBIT16 (1<<16)__WINT_MIN__ 0UINT_LEAST16_MIN__FLT64_DIG__ 15FLASH_CR_ERRIE (1 << 10)RCC_APB2ENR_TIM1EN (1 << 11)TIM15_BASE (PERIPH_BASE_APB2 + 0x4000)BIT22 (1<<22)__INT_LEAST8_WIDTH__ 8GD32F1X0 1__INT_LEAST16_TYPE__ short intFLASH_ACR_LATENCY_000_024MHZ 0RCC_AHBENR_TSCEN (1 << 24)__DBL_MAX__ ((double)1.7976931348623157e+308L)RCC_CFGR_ADCPRE_DIV4 0x1INT32_MIN__LLFRACT_FBIT__ 63__FLT32_HAS_INFINITY__ 1UINTMAX_Capb2_frequencyrcc_set_ppre1rcc_set_ppre2INT_FAST16_MAX __INT_FAST16_MAX____ARMEL__ 1__HQ_FBIT__ 15__bool_true_false_are_defined 1RCC_APB1RSTR MMIO32(RCC_BASE + 0x10)BIT26 (1<<26)DESIG_FLASH_SIZE_BASE (INFO_BASE + 0x7e0)__SIZE_MAX__ 0xffffffffUSPI2_BASE (PERIPH_BASE_APB1 + 0x3800)RCC_CFGR_PPRE2_MASK 0x7__ARM_ARCH__LONG_MAX__ 0x7fffffffLRCC_APB2RSTR_TIM1RST (1 << 11)RCC_CFGR_PLLMUL_PLL_CLK_MUL4 0x2apb1_frequency__ARM_FEATURE_LDREX 7PTRDIFF_MAXhpreFLASH_ACR_PRFTBE (1 << 4)__LLFRACT_EPSILON__ 0x1P-63LLR__ARM_FEATURE_SIMD32__FLT32X_MANT_DIG__ 53RCC_CFGR_MCO_PLL 7__WCHAR_WIDTH__ 32predivWINT_MAX__INT16_C(c) cRCC_APB1ENR_USART2EN (1 << 17)INT_FAST16_MIN (-INT_FAST16_MAX - 1)__DA_IBIT__ 32__USFRACT_IBIT__ 0RCC_CFGR_HPRE_SYSCLK_DIV8 0xa__ATOMIC_ACQ_REL 4__HQ_IBIT__ 0__DBL_MIN_10_EXP__ (-307)adcpreRCC_CFGR3_CECSW (1 << 6)__ULLFRACT_FBIT__ 64rcc_clock_hse8RCC_CR_CSSON (1 << 19)RCC_CFGR_PPRE_DIV2 0x4RCC_CFGR_MCO_NOCLK 0__FLT32_NORM_MAX__ 3.4028234663852886e+38F32UINT64_C(c) __UINT64_C(c)RCC_CFGR3_USART2SW_PCLK (0 << RCC_CFGR3_USART2SW_SHIFT)RCC_APB2RSTR_TIM16RST (1 << 17)RCC_CFGR_SW_SYSCLKSEL_PLLCLK 0x2__UINTMAX_MAX__ 0xffffffffffffffffULL__DBL_MANT_DIG__ 53RCC_CFGR_HPRE_DIV2 0x8__ULFRACT_IBIT__ 0RCC_APB1RSTR_PWRRST (1 << 28)INT_FAST16_MAXITR_BASE (SCS_BASE + 0x0000)RCC_CFGR_ADCPRE_PCLK2_DIV6 0x2__ARM_EABI__ 1__INT_LEAST64_TYPE__ long long int__ARM_FEATURE_CDE_COPROCUINT32_CGCC: (15:12.2.rel1-1) 12.2.1 20221205 | H H HDA   D L L    $           A A,aeabi"7-M M "    D  D  D  @    @  H  H         !! ! |!"" "## #$$ $%% %&& &'' '(( ()) )++ +, ,- -. ./ /0 013468:RT        !!<>@BDFHJLNPV 4e*^   UX   +HCH\HvDDLL%$GZk !"#$%&' (")6.H0[/n+,(-rcc.c$t$dwm4.0.e49964f5ef61afced4b3c3d071764ac8wm4.common.h.21.c9066c2f6b12c71b40226ea6107829a4wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444fwm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34wm4.common.h.67.5c568a1f62c8e726909b04e29f9e1fc0wm4.assert.h.53.565a4ee64503b1a51b0509de816d9092wm4.memorymap.h.21.8c90486dae5eea2d8efddd23fe5d09d9wm4.memorymap.h.28.9d643caf3497e42de1f9c9da7297e92ewm4.rcc.h.42.dfe00f91dbb5cca3c1cd0101207c1964wm4.flash_common_f01.h.35.08a510204460b203acd9a4d6dd59edc6wm4.flash.h.52.0ccf0cd1c428fc1191d0b73e3b4872d0rcc_osc_ready_int_clearrcc_osc_ready_int_enablercc_osc_ready_int_disablercc_osc_ready_int_flagcm3_assert_failedrcc_css_int_clearrcc_css_int_flagrcc_wait_for_osc_readyrcc_osc_onrcc_osc_offrcc_css_enablercc_css_disablercc_set_sysclk_sourcercc_set_pll_multiplication_factorrcc_set_pll_sourcercc_set_pllxtprercc_rtc_clock_enabled_flagrcc_enable_rtc_clockrcc_set_rtc_clock_sourcercc_set_adcprercc_set_ppre2rcc_set_ppre1rcc_set_hprercc_set_usbprercc_set_predivrcc_system_clock_sourcercc_clock_setup_pllrcc_ahb_frequencyrcc_apb1_frequencyrcc_apb2_frequencyrcc_backupdomain_resetrcc_hse8_configsrcc_hsi_configs:    & , 4 : @ D J d h r x ~ i oool"n&m-o4o;oBoGoTo[o`omotooooooooooooooooo+o8oEoRo_oloyoooooooooo %2?DoLoR[]ocXro}jjXXXXXXXXX#X7XJX^XrXXXXXoUoRoo Oo*o0L?oNoTIcoroxFooCoo?ojjojjo< o9o%64oCoI3Xogom0jjo-o*o'o#o o%>jBjHoS^oepo{jjo o oX6?U?|0h  (08@HP#X'`*h-p0x369<?CFILORUX[   %+17=#C'I*O-U0[3a6g9m<s?zCFILORUX[no$-39FoOoW]gqooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}oooooooooooooooooooooooo oooo%o+o1o7o=oCoIoOoUo[oaogomosoyoooooooooooooooooooooooo oooo!o'o-o3o9o?oEoKoQoWo]ocoiooouo{oooooooooooooooooooooooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}oooooooooooooooooooooooo oooo%o+o1o7o=oCoIoOoUo[oaogomosoyoooooooooooooooooooooooo oooo!o'o-o3o9o?oEoKoQoWo]ocoiooouo{oooooooooooooooooooooooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}oooooooooooooooooooooooo oooo%o+o1o7o=oCoIoOoUo[oaogomosoyoooooooooooooooooooooooo oooo!o'o-o3o9o?oEoKoQoWo]ocoiooouo{ooooooooooooooooooooooo o o o o o# o) o/ o5 o; oA oG oM oS oY o_ oe ok oq ow o} o o o o o o o o o o o o o o o o o o o o o o o o o o o o% o+ o1 o7 o= oC oI oO oU o[ oa og om os oy o o o o o o oo oooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqoxooooooooooooooooooooo ooo o'o.o5o<oCoJoQoXo_ofomoto{oooooooooooooooooooooooo#o*o1o8o?oFoMoTo[oboiopowo~oooooooooooooooooooo oooo&o-o4o;oBoIoo ooooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}ooooooooooooooooooo ooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqoo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}oooooooooooooooooooooooo oooo%oo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}oooooooooooooooooooooooo oooo%o+o1o7o=oCoIoOoUo[oaogomosozooooooooooooooooooooo ooo"o)o0o7o>oEoLoSoZoaohooovo}oooooooooooooooooooo oooo%o,o3o:oAoHoOoVo]odokoroyooooooooooooooooooooo ooo!o(o/o6o=oDoKoRoYo`ogonouo|oooooooooooooooooooooooo$o+o2o9o@oGoNoUo\ocojoqoxooooooooooooooooooooo ooo o'o.o5o<oCoJoQoXo_ofomoto{ooooooooooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}oooooooooooooooooooo oooo#o)o/o5o;oAoGoMoSoYo_oeokoqowo}oooo Q 9#f'*-03"6G9c<?ECjFILOR#U?X[$( 48 DH\`lp|#'*-036 9 <,0?<@CLPF\`IlpL|ORUX[.symtab.strtab.shstrtab.text.data.bss.text.rcc_osc_ready_int_clear.text.rcc_osc_ready_int_enable.text.rcc_osc_ready_int_disable.rel.text.rcc_osc_ready_int_flag.text.rcc_css_int_clear.text.rcc_css_int_flag.text.rcc_wait_for_osc_ready.text.rcc_osc_on.text.rcc_osc_off.text.rcc_css_enable.text.rcc_css_disable.text.rcc_set_sysclk_source.text.rcc_set_pll_multiplication_factor.text.rcc_set_pll_source.text.rcc_set_pllxtpre.text.rcc_rtc_clock_enabled_flag.text.rcc_enable_rtc_clock.text.rcc_set_rtc_clock_source.text.rcc_set_adcpre.text.rcc_set_ppre2.text.rcc_set_ppre1.text.rcc_set_hpre.text.rcc_set_usbpre.text.rcc_set_prediv.text.rcc_system_clock_source.rel.text.rcc_clock_setup_pll.text.rcc_backupdomain_reset.rodata.rcc_hse8_configs.rodata.rcc_hsi_configs.data.rcc_ahb_frequency.data.rcc_apb2_frequency.data.rcc_apb1_frequency.rel.debug_info.debug_abbrev.rel.debug_loclists.rel.debug_aranges.rel.debug_rnglists.rel.debug_macro.rel.debug_line.debug_str.comment.rel.debug_frame.ARM.attributes.group4 Y@ YL YX Yd Yp Y| Y Y Y Y Y!',HJHiHHD @YD8LL.D`$(<P`p(<P,c@xThx @Y)(<(d/hHlep a @LY1q{ g @0Y4 @4Y6 @Y8 @Y:9  @t(Y< @ Y>N @Y@E " @(YBg  @0YDO! @YFe!v @YH!* @YJ# @$YL) @8YN* @TYPF+ @YR03^p0x' @YVpt-P Z