ELF>xa@@)(HHHtHR8HB(tHz0HHOeHHD$1F5Hi98HHH!tHH II!I9t4H$Hc HtH$sHT$eH+u*HH@H9HH!HHD@xt AVAUL|ATUSHLIċ|HkLsI9t1HHL9t$HP(B uLL1[]A\A]A^xƒH@tՋ|tNu@xxLL[]A\A]A^Hu H}(1HmI9u  @HTH1@HH`tHHtHR8tUwtEuZt61uK t%H(HR(HJ H!H9HB(H@ 1fDAWAVAH AUATMUHSH_ HI97H0I9HI9t[Hwr]LA\HA]A^A_G@^ILmTLHHEKHcHL81H HH %1DH H Mi'H)I94HEHHHxH9HLH݃I:f.G@uUSHG HH8Ht HuK[]ff.fUHoTSHHHHHdH3%Fd1H HH HHdt+1 H H Hi'H)H9rHHduH[H]Hff.SH0HtVHHsrt#HǃHHǃ[HǃHHǃ[HHDAVAULATILUHMt$SHcuXLHË@Cu,HS HHcuXLA$H[L]A\A]A^tHG@uH"¸ƒHHfATH UHHH5SHEHVHUHnHFHt7HH+AHH HH3@t@ƀtHu[]A\A|$Hff.@AWAVIHAUAvATIEUSH8I9ICHD$pt$E1L4$Hʍ HD$HHIL]HIM%L\$MH1HHHuL!@t7L9riH|$H;I9r[A~ @ƀHEIHHLtI9sL4$HtAFtfH8[]A\A]A^A_A~HHD$(MHLT$0Ht$HH|$t$$LD$(XLD$ HD$(LT$0vH8IrH[)]A\A]A^A_HRHT$|$LD$(HD$ LD$(HD$ ff.fAU@IATIUHSwtHL9Oȃ ? HHHuJL9HShAUIM1HXMuCpHHHH9t[]A\A] []A\A]HChrPHH+HIUH HHHHIMLhHPH HCh[]A\A] Hff.fAUIATIUSHHtGC0~41HcHHC(HHtIT$`I9tsH9k0HHuI|$`1A HtIUIEL(HPH[]A\A]HC H{1HpH)HA HkIUIEL(HPHLHx`>HPH.I$H:H9HC H{HpH)A$| ]1ɃMA$|=1A HIUIEL(HPHff.@AWAVAUATUHSH eHHD$1H`H$x tHWHGH9t H}EкLd$1H<$Ld$II"ލHLd$HLHYHD$L9H\$(H HSL{HQH HSL3LkH:H<HHS'H:H<HHhA3yAO4nLHD$L9fHUHEH9u^H}HD$eH+ulH<$H []A\A]A^A_AuHS@tHS@HJLErLzi HD$eH+uH []A\A]A^A_ff.ATUHSHHHtH@8H= L`(Ht.IT$HPIT$ EHP[]A\Hff.SHuHH[O>WWHT$RuD$tSthHD$eH+uvH[]O>WfPf8vLf-fwWHHr0SHu>HH[H|HsWf=@IAD$ AD$AE%tHEf E8fAD$HAD$L8LI9I HLHsAT$ AD$XHUHuHRHt1Lr8MA~nAFtuH HHEHDH HHA@D9uHcQ ~#HAHIHH0H9tHH9uA$tAEMhHAƅHHE1E1!Hff.AWIAVAAUAvEATAUSLH8M9ICH<$Hύ It$L|$pHID$MIHHD$IDH,H]ÀMHHM!݃ D9M9HL$IM9H4$HEFHHCHH+HH HHtpH(LL$0DT$(H:D$ H<HL\$H'H:H<H1HLL$0DT$(D$ L\$HMt M9H8[]A\A]A^A_L\$(DMHىD$0AWt$H|$LL$(DT$ 'XD$0L\$(LL$ DT$HLL$0DT$(D$ L\$LL$0DT$(D$ L\$HOHAWAVAUATUSHHHHtH@8u3AL`(At!=tHIL$ H!H9uHtHH[]A\A]A^A_ADAt*EtH(ID$ HH!H9uE1EtIL)LL$$H Ld$IAt|$XL9tAx+DLD)J| HHHT$`eH+QHh[]A\A]A^A_@ E%HILL)Axu LH|$0tHD$0L 1댋D$\EUԺ@DXCD9ArOIUȍH?bLHHtW AVH|$HIE1DXHuAEЍHHI9HHT$(H|$1H QI9IH\$ LMME߅GCL LH%H<ƒLA *uuLH%AHL HHHuH˃H[]A\A]A^H $$$$$$GPL@*.. .0.@..   &+."*-6;>2:=@*.. .0.@..@Dbjdrivers/iommu/intel/iommu.c6DMAR: IOMMU enabled 6DMAR: IOMMU disabled igfx_offforcedacstrictsp_offsm_onsm_offtboot_noforce,3DMAR: Flush IOTLB failed %d %ld %llx %d:%d 6DMAR: No RMRR found 6DMAR: No ATSR found 6DMAR: No SATC found %sintel-iommudomains_useddomains_supportedecapcapaddressversioniommu1@8   l    %  &  c  x  _   6DMAR: Disable GFX device mapping 4DMAR: intel_iommu=forcedac deprecated; use iommu.forcedac instead 4DMAR: intel_iommu=strict deprecated; use iommu.strict=1 instead 6DMAR: Disable supported super page 6DMAR: Enable scalable mode if hardware supports 6DMAR: Scalable mode is disallowed 6DMAR: Intel-IOMMU: not forcing on after tboot. This could expose security risk for tboot 5DMAR: Unknown option - '%s' 4DMAR: %s: Unexpected iotlb invalidation type 0x%llx DMAR hardware is malfunctioning DMAR: TLB flush request %Lx, actual %Lx 4DMAR: %s: Unexpected context-cache invalidation type 0x%llx DMAR: %s: Number of Domains supported <%d> 6DMAR: %s: Using Register based invalidation 6DMAR: %s: Using Queued invalidation DMAR: Forcing write-buffer flush capability DMAR: Skipping IOMMU quirk for dev [%04X:%04X] on untrusted PCI link DMAR: Please check with your BIOS/Platform vendor about this DMAR: Disabling IOMMU for graphics on this chipset DMAR: BIOS has allocated no shadow GTT; disabling IOMMU for graphics DMAR: Disabling batched IOTLB flush on Ironlake DMAR: Skip IOMMU disabling for graphics 3DMAR: Allocating root entry for %s failed DMAR: failed to run vt-d quirk 4DMAR: [Firmware Bug]: BIOS assigned incorrect VT-d unit for Intel(R) QuickData Technology device DMAR: PASID table allocation failed 4DMAR: %pGg allocation from offline node %d 3DMAR: %s: iommu width (%d) is not sufficient for the mapped address (%llx) 3DMAR: Read-only mapping is disallowed on the domain which serves as the parent in a nested configuration, due to HW errata (ERRATA_772415_SPR17) 2DMAR: ERROR: DMA PTE for vPFN 0x%lx already set (to %llx not %llx) DMAR: Set context mapping for %02x:%02x.%d tboot: IOMMU setup failed, DMAR can not resume! IOMMU setup failed, DMAR can not resume! 3DMAR: %s: No free domain ids 3DMAR: [Firmware Bug]: No firmware reserved region can cover this RMRR [%#018Lx-%#018Lx], contact BIOS vendor for fixes 4DMAR: [Firmware Bug]: Your BIOS is broken; bad RMRR [%#018Lx-%#018Lx] BIOS vendor: %s; Ver: %s; Product Version: %s 6DMAR: Intel-IOMMU force enabled due to platform opt in tboot: Failed to initialize DMAR table tboot: Failed to initialize DMAR device scope 4DMAR: Translation was enabled for %s but we are not in kdump mode 6DMAR: Translation already enabled - trying to copy translation structures 3DMAR: %s: Failed to copy context table for bus %d 3DMAR: Failed to copy translation tables from previous kernel for %s 6DMAR: Copied translation tables from previous kernel for %s Your BIOS is broken; DMA routed to ISOCH DMAR unit but no TLB space. BIOS vendor: %s; Ver: %s; Product Version: %s 4DMAR: Recommended TLB entries for ISOCH unit is 16; your BIOS set %d tboot: Failed to initialize DMARs 3DMAR: Initialization failed 6DMAR: IOMMU batching disallowed due to virtualization 6DMAR: Intel(R) Virtualization Technology for Directed I/O 4DMAR: ACPI name space devices didn't probe correctly Set context mapping for %02x:%02x.%d %s: Number of Domains supported <%d> TLB flush request %Lx, actual %Lx HS?HtJ;ouP{nuJHHHH<,u CH<,tu[;ou.{fu({fu"H뙺HHHHHHHHHHHH HHHHHHqHVH;HH'H ff.ATUHSH_LgIt$L9HH=8 HHHhHEHS0H}uHCHEHHC S0HC(t HHHHXHCH1[]A\LHHIHHuHUMHIH1 Hf.UHAWAVAUATSHxeHHD$p1tD%1E1HDE"L%II"M,$ItHi 9uʀH6D Et+HHtH{8G`tHHuHHH{8HHu1H5DHugH6Ht[F6u~0~5HV(1HHtHx`f~H9uF6ƒV6EtF6L5IuM6IM~8AF6DEt>H IG H H!H9uH#9G‰LLIHAy AtH=LA1HIHX =IAD$1t IG H+8D$ LT$HLT$HHI HH LT$HLT$HHIi I LT$HHHHHIGrHD$H Ld$0E1Lt$L$$HL$ H|$HDl$(HD$PHD$XRCD-KT-D$HL$0H|$HD$,AHHD$`HAHD$hHD$ HHD$@51E1E1H|$`@t H~EAD$teC$ MtHD$@LAG D$,MtLL\$8L\$8A~H|$h@t HIHD$0ILT$HIHL$ HLt$L$$LT$@HL$H1LT$@1HL$HH1<Ht8AL IL+ MLHI0MHcHHt/HHH+=MHHID0HHHM`HщH]ѺIHbA eD11IH.H(L\$8H:H<L\$8'IH:H<L\$8L+II LLH|$HHHcHIHHT$PH@HD$XIcAD$PtJIWDD$YLLHHu ILIH HHD$PHT$XIITAHPDnL߾L\$8L\$8TDl$LLT$(Ht$HbE1E1HHH8HHL$HH|$HIAG LHt$H6L$,D$HL$ HLAG t LLLHHnHJ[LIGrAHH8L%Iu,M$$ItAD$6uMl$8LLԋ Hw9HHu(HHtC6uLc8LL1Ҿ>:D$`HHH1Ҿ.4HHtYHHT$`H߅?t$`@u t$`tHL%Iu5ufM$$It~Ml$8AD$6uLAE# t*HLH>LÅt+AE`tL뉃H9wHIHHHHC6Lc8AD$t2ID$ LHH.H/H1ШM$XMD$rH1HLH1HLHLHHRHHuHHC6uC0~E1IcHHC(L Mt I|$`t AD;k0}HM$ILM<$M9u M?M9tzItLHHHHuTAD$`tLHHt8Lc8C6uA$uLLH(H1H==&IGrHD$Ht$HLAK>S[Ol00p 00`)B5Vhp8@`'1@ W@P uc88{@ P L F` 7 ( (0 (p 5 V 0C3\0{pxPGP+t?Jp_Pu{  )? ,%`:J@0c01r@4467` >Co)EB@F^0Gxy8I/JVpKjLO|($W? XZZt]#_H`_a  @@z ( (V 0 8 @ H P< Xj ` h p x" P ~    6 d     J x   0^ (0D8r@HP@h `!h1``F@0X8j` {@      ! !XA`u"{ !:N[pP  9@N_t~'->K_o&;Q[p%=Oi)9EP]m}p@uA A @A ,C`pFy MNN;`FOdy0P QPQSQ( S ;Ne@TVV 4@^y0 +>LVSeX!\Y9 ]JR]0j`cb@d8Riommu.c__export_symbol_intel_iommu_enabledquirk_iommu_igfxquirk_iommu_rwbfquirk_calpella_no_shadow_gttquirk_igfx_skip_te_disableintel_svm_domain_allocintel_iommu_is_attach_deferred__iommu_calculate_agawintel_iommu_enforce_cache_coherencyintel_iommu_iotlb_sync_mapintel_flush_iotlb_allintel_iommu_device_groupintel_iommu_capableno_platform_optinintel_iommu_tboot_noforcedisable_igfx_iommuintel_iommu_superpage__UNIQUE_ID_ddebug671.10iommu_disable_translationiommu_skip_te_disableiommu_suspend__iommu_flush_contextiommu_enable_translationdmar_find_atsrdmar_atsr_unitsiommu_init_domains__UNIQUE_ID_ddebug675.9iommu_set_root_entrydisable_dmar_iommudomains_used_showdomains_supported_showecap_showaddress_showversion_showdevice_def_domain_typeiommu_identity_mappingiommu_enable_pci_atsiommu_disable_protect_mem_regions.part.0intel_iommu_init_qidomain_detach_iommu.part.0iommu_superpage_capabilitydma_pte_list_pagetables.isra.0dma_pte_clear_leveldomain_unmapintel_iommu_get_resv_regionsdmar_rmrr_unitsintel_iommu_domain_freeintel_iommu_hw_inforwbf_quirkintel_iommu_tlb_syncintel_iommu_dev_enable_featiommu_alloc_root_entryintel_iommu_set_dirty_trackingintel_iommu_probe_device__already_done.11dmar_satc_unitsdma_pte_free_levelintel_iommu_domain_alloc_paging_flags__compound_literal.2intel_dirty_opscopied_context_tear_downpfn_to_dma_pteintel_iommu_iova_to_physintel_iommu_unmap_pagesintel_iommu_read_and_clear_dirtyintel_iommu_map_pagesdumps.3__func__.4_rs.5__func__.6intel_iommu_release_devicefree_dmar_iommudomain_context_clear_onedomain_context_clear_one_cbdomain_context_mapping_one__UNIQUE_ID_ddebug684.8domain_context_mapping_cbiommu_resumeforce_oncontext_setup_pass_through.isra.0context_setup_pass_through_cbiommu_syscore_ops__already_done.7blocking_domain_attach_devidentity_domain_attach_devintel_iommu_attach_deviceintel_iommu_dev_disable_featblocking_domain_set_dev_pasididentity_domain_set_dev_pasidintel_iommu_set_dev_pasid__func__.0__func__.1__func__.2__UNIQUE_ID___addressable_quirk_igfx_skip_te_disable805__UNIQUE_ID___addressable_quirk_calpella_no_shadow_gtt804__UNIQUE_ID___addressable_quirk_calpella_no_shadow_gtt803__UNIQUE_ID___addressable_quirk_calpella_no_shadow_gtt802__UNIQUE_ID___addressable_quirk_calpella_no_shadow_gtt801__UNIQUE_ID___addressable_quirk_iommu_rwbf800__UNIQUE_ID___addressable_quirk_iommu_rwbf799__UNIQUE_ID___addressable_quirk_iommu_rwbf798__UNIQUE_ID___addressable_quirk_iommu_rwbf797__UNIQUE_ID___addressable_quirk_iommu_rwbf796__UNIQUE_ID___addressable_quirk_iommu_rwbf795__UNIQUE_ID___addressable_quirk_iommu_rwbf794__UNIQUE_ID___addressable_quirk_iommu_igfx793__UNIQUE_ID___addressable_quirk_iommu_igfx792__UNIQUE_ID___addressable_quirk_iommu_igfx791__UNIQUE_ID___addressable_quirk_iommu_igfx790__UNIQUE_ID___addressable_quirk_iommu_igfx789__UNIQUE_ID___addressable_quirk_iommu_igfx788__UNIQUE_ID___addressable_quirk_iommu_igfx787__UNIQUE_ID___addressable_quirk_iommu_igfx786__UNIQUE_ID___addressable_quirk_iommu_igfx785__UNIQUE_ID___addressable_quirk_iommu_igfx784__UNIQUE_ID___addressable_quirk_iommu_igfx783__UNIQUE_ID___addressable_quirk_iommu_igfx782__UNIQUE_ID___addressable_quirk_iommu_igfx781__UNIQUE_ID___addressable_quirk_iommu_igfx780__UNIQUE_ID___addressable_quirk_iommu_igfx779__UNIQUE_ID___addressable_quirk_iommu_igfx778__UNIQUE_ID___addressable_quirk_iommu_igfx777__UNIQUE_ID___addressable_quirk_iommu_igfx776__UNIQUE_ID___addressable_quirk_iommu_igfx775__UNIQUE_ID___addressable_quirk_iommu_igfx774__UNIQUE_ID___addressable_quirk_iommu_igfx773__UNIQUE_ID___addressable_quirk_iommu_igfx772__UNIQUE_ID___addressable_quirk_iommu_igfx771__UNIQUE_ID___addressable_quirk_iommu_igfx770__UNIQUE_ID___addressable_quirk_iommu_igfx769__UNIQUE_ID___addressable_quirk_iommu_igfx768__UNIQUE_ID___addressable_quirk_iommu_igfx767__UNIQUE_ID___addressable_quirk_iommu_igfx766__UNIQUE_ID___addressable_quirk_iommu_igfx765__UNIQUE_ID___addressable_quirk_iommu_igfx764__UNIQUE_ID___addressable_quirk_iommu_igfx763identity_domain__compound_literal.1blocking_domain__compound_literal.0intel_iommu_groupintel_iommu_attrsdev_attr_versiondev_attr_addressdev_attr_capdev_attr_ecapdev_attr_domains_supporteddev_attr_domains_used__setup_intel_iommu_setup__setup_str_intel_iommu_setup__UNIQUE_ID___addressable_intel_iommu_enabled647__UNIQUE_ID___addressable___SCK__might_resched15.12.LC41.LC0__x86_return_thunk__ref_stack_chk_guardintel_iommu_sm__stack_chk_fail_raw_spin_lock_irqsave_raw_spin_unlock_irqrestoreintel_pasid_setup_page_snoop_controlcache_tag_flush_range_npcache_tag_flush_allpci_bus_typegeneric_device_grouppci_device_groupdmar_platform_optindmar_disabledstrcspnstrncmpiommu_dma_forcedaciommu_set_dma_strict__iommu_flush_iotlbtsc_khz__dynamic_pr_debugpanicdmar_drhd_units__x86_indirect_thunk_raxmemcmpbitmap_zallocpage_offset_baseqi_flush_pasid_cachephys_base__bitmap_weightsysfs_emitpci_ats_page_alignedpci_enable_atsdmar_enable_qiqi_flush_contextqi_flush_iotlbdmar_faultdmar_disable_qi_raw_spin_lockxa_loadxa_erasekfree_raw_spin_unlockvmemmap_baseclflush_cache_range__rcu_read_lock__rcu_read_unlockiommu_alloc_resv_regionnode_datamod_node_page_statehugetlb_optimize_vmemmap_key__folio_putkmalloc_caches__kmalloc_cache_noprof_dev_infocache_tag_flush_rangepci_read_config_wordiopf_queue_add_devicenuma_node__alloc_pages_noprofintel_pasid_setup_dirty_trackingis_acpi_device_nodedev_iommu_priv_setpci_ats_supportedpci_prg_resp_pasid_requiredpci_reset_pripci_real_dma_devpci_enable_pasidpci_enable_priintel_pasid_alloc_tablepci_pri_supportedpci_bus_read_config_dworddmar_find_matched_drhd_unitadd_taintpci_prepare_atsrb_insert_color_dev_errrb_erasepci_ats_queue_depthpci_pasid_featuresintel_pasid_setup_sm_contextintel_pasid_free_table__free_pagesintel_iommu_opsnode_statesdump_stack___ratelimitpci_disable_pripci_disable_atsmutex_lockmutex_unlockpci_disable_pasidintel_pasid_teardown_sm_contextiopf_queue_remove_devicedevice_rbtree_findiommu_calculate_max_sagawiommu_context_addrbitmap_freeintel_iommu_finish_prqintel_context_flush_no_pasidiommu_flush_write_bufferdmar_reenable_qi__warn_printkdomain_attach_iommu_find_first_zero_bit__xa_cmpxchgdomain_detach_iommu__domain_setup_first_levelintel_pasid_replace_first_levelintel_pasid_setup_first_leveldmar_parse_one_rmrre820__get_entry_typedmar_alloc_dev_scopedmi_get_system_infodmar_parse_one_atsrsystem_state__kmalloc_noprofmemcpydmar_release_one_atsrsynchronize_rcudmar_free_dev_scopedmar_check_one_atsrdmar_parse_one_satcdmar_iommu_hotplugdmar_set_interruptintel_iommu_enable_prqdmar_iommu_notify_scope_devdmar_insert_dev_scopedmar_remove_dev_scopeintel_iommu_shutdownno_iommuintel_iommu_initdmar_global_lockdown_writedmar_table_initup_writepci_get_devicedmar_dev_scope_initpci_dev_putiommu_set_default_passthroughdmar_register_bus_notifierintel_pasid_max_idelfcorehdr_addrmemremapmemunmappci_read_config_dwordregister_syscore_opsdown_readintel_iommu_groupsiommu_device_sysfs_addup_readiommu_device_registeriommu_pmu_registeracpi_bus_typedevice_block_translationcache_tag_unassign_domainintel_pasid_tear_down_entrypci_for_each_dma_aliasintel_pasid_setup_pass_throughpaging_domain_compatiblecache_tag_assign_domainintel_pasid_setup_second_levelintel_iommu_enable_iopfintel_iommu_disable_iopfdomain_remove_dev_pasidintel_pasid_replace_pass_throughdomain_add_dev_pasidintel_pasid_replace_second_levelquirk_extra_dev_tlb_flushqi_flush_dev_iotlbqi_flush_dev_iotlb_pasidecmd_submit_syncintel_iommu_domain_alloc_nestedintel_iommu_page_response__SCK__might_resched|]A  J   # pDe j& +KR    5?  P~   G N u     8 d j    % + r {    ) 3 : r   = M   O`  BU `\ g x   $RN!(/ ^ v }    )  =an!$4  H   '? HGQ   A H$+ 3C HNb Pglv  H#- ! &? DKZ 0l4c 6 J x     ! !! (! >>F> e`M>  R>a> f>p>}> e> >>?&?D?L? Z?`?t??? ???@@8@ L@@@@nAAAA AA B BBIBBBBB(CDCzC CCC CC CCCD 2DEDbD gDD DDDDD DE E)E^EjEvEEE EFvFFF G GhGGGGGG vHHI I1I ?I GIzIII JJ -J?J HJOJ YJgJ {JJ JJ J KK 'K3K `8KMK (RKKK ELgLoLLLL?MQMpM|MMMMN9NAN\NdN}NN N3OOP6P FPtP!P"PP PPPOQ$\Q%dQQ RRR @RRR fR!R"RRR RR,SSSS)T*FTUT _TfT }T T,T-T-T UU U SU,gU pUwU U U,U-V/V'V.V TV VIV VV W@WwWJW @FWKWWWHCXHPX XXzX X LX;YaZ Z [H[MY[s[[[ [ \ &\N:\HO\m\O\ I\K\]Q^n^|^I^^I,_J9_R__ __S`R-`LA``$```aNNapaa b JbMobTbbUbR cRIccOdXjddd e e\CHl*16v.L+   X a   B    T   7om4xA|g0W] 3rU!y+,0 1S3457-;?@uBBGEWEF&FXFFG!IJFKLPNuNN[O}OPbPlQQRsSSTT]VbVhWWXKXLX'ZZZ2[\]M]Z]f] ]]^^D_``` aabb6cnccdWddHee`0@@ ``@    `  -  20 @ 6P0 ` >pp @J ,<L\l| ,<L\l| ,<L\l| `   (P0p8@H@PpX0`Php0 x 0   P    `    @@ (0`8@H@PX` h)p,x00 104467>`@@A0ACE0F`F GII`KLM N(N0O8P@ PHQPpQXQ`Sh0TpVxpVWXXZ\]p]]^P_p`ac0d   (08@HPXU`VhXpx%%%1;;;f=g=i=&>'>)>'@(@*@/K(@=KZI]^sc4 :CM R 3 K T ]  d& k.B qJ^ xfu @z   ( p   # (.,! < AKXe} 0  1 23#8W }%  %  E%P[ d 1i4v56  7/ 8#/3 184=9D 1I2O/Ubh u{      ") 8|B T[b p    >:K:S,[ ;   A <v ! = & l  <    6 ; G V  + =;  @ r |  = X  =  |    .;|N @ Vdk z   C    < 5;7L5s>7     14 * 12')A^ 1m4t y? 1@   AB  1C #D* 1/@7EA NU f  F 1CG 1@   .8 Wah 1m@y 1C    | H 7+7D=NU Zer    7 X wA/f   b !$(0+4a8@GD%IH*   .3026 M$0N( , Za74`0p@40 X`_`Wh_6 ,Z >08H0PPX]`[h xe@ (08@HPX`hpx (08@HPX`\ Fe@ X 8 F@eH P p Fxe   .symtab.strtab.shstrtab.rela.text.rela.data.bss.rela.export_symbol.rela.pci_fixup_header.rela__patchable_function_entries.rodata.str1.1.rela.discard.annotate_insn.rela__bug_table.rodata.str1.8.rela.init.text.rela__jump_table.rela.smp_locks.rela.rodata.rela.discard.addressable.data..once.rela__dyndbg.rela.init.setup.init.rodata.rodata.cst2.comment.note.GNU-stack.note.gnu.property @e@xI&+`e &@ &1Ph ;Ph6@h#&O`hJ@#&fka@'& 2nLTo@p0(&  q@5&2q ~@(9x&P@Th&0@V &  @(W0&ؕh @XZ8&'@8H3@^ &FA@_0&R _l0 u88 X ' g_