ELF>8@@AHHAHDAHx f wf %1AA‰A~UEDAf`HiҲ$4H4ׂCHH1HDD9AGAt1Ҹ@A9Gȉ8 7 f%f u/t)t6HH 1@RAWAVAUIATUSHH G(IE1~{LGA1E1 A9\$(~cHcHID$0HH(HtI H9 uA tHPH@Eu;Hzt;I( H9( uAA9\$(HD[]A\A]A^A_HxuŐIxHWPHtEL$HT$HT$HHH L$DA AAH@ATUHS1Htt H( t A ۃ ؈A []A\HHxLgPMuL'HLHH 말Eu1SH։ Ht09‰NEׅt 9| 91[t9|1ff.ATIUS`HeH%(HD$1HT$D$…x4D$HT$L` "\$@E؈\$\$HD$eH+%(uH[]A\f.SGHHƒwJu@HLPD0Hq`Q@HtHPHHǃX[u[fAT1USHHeH%(HD$1D$fD$ fT$D$t!HD$eH+%(H[]A\Ƈ L HHT$LHx;D$f9D$tSHT$LHxDHH wHHtH}HD$f9D$uD$8D$uHHtH}Hƃ ff.AUATUSHHLeH%(HD$1Lk6L9ʼnNՅExCtxCx_=sC|`=\ rǃ\ CuHCpHD$eH+%(H[]A\A]HxG|HGtGp뿽HT$"D$H Ltb{6v C<kpsHLPD0IL$`AT$@HtHHHxHCp,D$ƒDt@BEt1hHDtptHcŃDtkpC="D$뮄uOCpCuECpDCu:CpCu2Cpt년u1Cu CpQfATUHS?BHLw H~tf[]A\uH1HHLPD0LMtIt$PH1X1[]A\H1HHf.ATUSHHeH%(HD$1D$w!HD$eH+%(H[]A\L HHT$LHuD$tHT$LD$D$u?u(@tHHtHuH1_HD$HD$ff.UHSHHLDHtHvH1HHpHHHpHH[]fDAUATUSHHPLDLDH8tQDHH tHLH[]A\A]HLH[]A\A][L]A\A]ff.fHtXt0t"HH 1Hp 1y*x狂fx ff.AWIAVAUATUHSHPeH%(HD$HE1ELuHD$HD$HD$HD$D$&At2 H"tgHH HD$HeH+%(XHP[]A\A]A^A_ tE1 SLGI?Ld$ILIHILLHxAHD$HD$D$AHD$D$ A,HD$D$ AD$&fD$ AD$D$ A(D$t D$A$Ld$MIHt$*HD$:HD$*HD$2HD$@HD$HD$HD$HD$D$&HHu_D$A Ld$AD$LfD$AfD$ HD$.HD$ HD$6HD$HD$>HD$D$FfD$$yLMtIvH1I~H_PHuHHHHH LMtIvH1ff.~mAWIAVAAUIATIUHcS1HII)H9t+HHLLIEEHHL9r[]A\A]A^A_AVAUATUSHHLeH%(H$1HHHu+H$eH+%(HĈ[]A\A]A^SdHshHLstLMtxIt$I1HSpLHIt$I1HLHMd$IHL1>IH11SpLHE11IHLHDUHHS`HHx.HHtHvI[AH1]HHtH[`H]AWAVAUATIUSHH L/eH%(HD$1Hc;F(LF0HILxI$PwBE1wPHLŅtDHD$eH+%(H []A\A]A^A_ tE1 uLIItI0 LLHtfAx wA$I$H{Ht$HD$DhHD$H|$HtHD;juHHH=HpHtH{ HH)HHH@H tH|$$$E1{H|$Ic$;C(7HK0HHH@H@HoHH)HS HH@PEhDlt HA HKH $EHLL`I9ulQtPA`AHs?AO LHLHA`HA!ID$L`I9tELHIH=vvH|$H$H$U1EEH$HxH_PHuHHHHH ff.SHHHHEHtH~0Ht[HHxH_PHt)HHHH [HҐHtaUSHHHHtվKx[]@IHHLEHtHs[H1]DSD EtnHC<@DJRfx  AtrH@D9AL9}&HtHqH11ۉ[D9AO9HtHqH1[A D8AGDvxA D8AGDvbff.fAWAVAUE1ATUSHHLH H1HDž Hǃ Hǃ fD ƅHHpH?HIIL LHHLM`DE@LDHHHDMtIt$PH1Lc#DHHkLLHLLLH LLH LLH LH D L  MO`EG@A[MtIvPLkVARW1QHRHCV LIEH(L꾒H HMtIvMA 1HLHLL  L @LHH fx CtS uJ tu;Hp x*x uu!AƆ HH$HAƆH HEHǀ HMN`LHEF@HEMtIuRHW1PH[]A\A]A^A_C2VH11MtI~HfLHHH?H(HIE1SHH HtH H[HPwwH˃ t uHHHATUSH HHLLK`DC@LMtIt$1HLu []A\LI$ 11LIDŽ$ HDž HDž f AƄ$u[H]A\HPwwH2 t uHHHDAUATUSL HL/MHŅuWHCM$ LLMtIu1HHCI$ I$0I|$u []A\A]I$tI$ A$!tHHPwwI8 t uLIIfDAUAATUSH H LEu]1H1F[]A\A]HH MIt$H1C*A2Au  t @keHu[LMtIt$H1+HPwwdH tS uHCD9AMuH11HHI|$H_PHtOHHHH 1A@Ń_ @JH묀 Jmff.USHH Ht"tPu H tN[]HPww͋%ă tă uHHH Ht.H;HV#HHtHH߽[]HPwwH벃 t uHHff.ff.f?Bf.?B O@ @BMʉʅ~ Й)ЙfDx9DSHHxH_PHt=HHHH x[HcH~$FHH Ht ;|L1EDAWIAVEAUAATIUHS1ۉL9E9E} A9[]A\A]A^A_u} 9A$`AH4ׂCEHiҲHAHЉA9s!A$1A$[]A\A]A^A_9~lAVIAUIATAUHS7DH׉?މAuHÉ?AD9t‰[])A\A]A^A6H?AuHÃ?‰[])A\A]A^Dpnff.SHH![9NȅEAUATUHSHHD9HDA9ANՅDEH}6A9ĉANԅDED9AODD9N[]A\A]ATUSDGdHHEQDOpEDL[hLLStEE111WD9}3A9~.HcHcA A; u݃wHcA D9|͉mHHHHHPHHD_DƒgLHcE1MH~=DL1?E~H Qƒ9uIAD;|ɋIHc[E1]HLA\H}LgPMHLHH DKpDCdzH}H_PHHHHH []A\ ǃH}HoPHuH/HHHH HxHIH}H_PHt8HHHH ^H3L'Hff.ATUSHHeH%(HD$1H usHLcHt.HLtHC HS#LHHT$eH+%(H[]A\SLHLLH"HHT$D$H1Ht* HlHH,1jD$ff.Su6C!HHcH [9}Dž۸OÃ~u[AT1USHoeH%(HD$1D$fT$@u%1HD$eH+%(H[]A\Huπu1H HT$xCDc t;EtHA9DExlHt$HMtDSHAff.GIH4ׂCHHHH@1uHfx vu􋇜ff.~Hc1 HH9t 9u@AUIATIUHSx9:HHxH_PHt`HHHH 1HcH?AEA$[]A\A]HHc~1 HH9t ;uDADE~01A9t$HcD9u?9uf1t$9|!S1ӄt 9[1fDH4ׂCHiҲHHff.@%SAfx wP  ۃAHHtHwH1[9DFA9AFAwHHtHwH11[HHtHwA11HϻA\AL A <H4ׂCAVHiҲAUAIATEUDʼnHSDL$@AH1HDA|$0u ۸9GLMtIuQAHW1DDLT$HL9FÉZY[]A\A]A^AWAVAUAATUHSHLe)0HcHiaH )Ak$UHiQH%8C9< DCAA BDDl$ IA8BÉD$ H0 H$E7D$ 1H<$AƉ@8r!A~Av@8s7IHL9uLMtIt$DD$ H11H[]A\A]A^A_HcHiۉH/)LMtIt$H1멐ff.tfAHA1HHHEȋ H x f Dt@Ex f  u f v`DEuOx f vufɁD9A9 H@uf wfuꀹ DtELuˋuSfEAADE9rEE9~DEkAǹ/H t)H t 1fx vt0 19 u0 ffx w ff.fx ff.u5~*HcH Ht;|HcWp~1 HH9t ;ttuSHHxH_PHuHHHHH 1[UHSHt[]E1[]DHfHfx wttiu@ ff.fHH tIH t fx v5t#0 t#ht etH9 t1ff.fS1HeH%(HD$HfT$D$fx w# t!1HT$eH+%(uLH[ @8GH0 Ht$~HT$HH  HH9t8r@fDAWAVAUIATUSHH H H)L#AELLD$E$…AE}A}'LHIu!HtLH…AD$AUL$HHADAD9t$mfAHDL$HAljD$DLALLD$ H@ADL$jH H tfx 0 LLD\$DL$HH߉D$DL$D\$AAƒj@ fA$x D uQAtKfA$x OAt0L$DًL$ ASAAI9?7H []A\A]A^A_HPww&H t uHHHHA DE +I$p @*ZD\$DLDT$j@PD$(PEEL$t$(DL$ L$ t$HAUD\$4DT$,DL$ Hf!fA$x wEu AH Hf  9D$~LLDL$t$HAACDL$t\E[NLLD$ T$ 3t$HADL$H LLD[]A\A]A^A_A9 fA$x ALLDL$HDL$t EЋD$‰i @B9USHPww1Hw t uHAQH8 DT$H0 7 f fDL$DT$D\$fDt(tHH 1ff.@AWEAVIAUIATIUSDHHHHt$H$LD$AVH|$Lj9L9I$Mfx T$HcHiVUUUH )FA`L$fH<$9NfEAdHAv9O9NH$fx wm9NE1ɉA9\$.L $9|0ELLL&L $ IIuH[]A\A]A^A_H|$ $H0 I$ $fx H|$v<wh)É9NÉD$D$9|A$ t@tELLLrt )9L$~N1ҸfAA$ t&t!Ht$HtHvH111fAff.gfff.AWEAVIAUIATIUSHH@H*DD$eH%(HD$8HHH$D$ eu'1AtIfx jeHE tdH t fx vP$0 t:htt,Ht HUTt,HT$8eH+%(H@[]A\A]A^A_"9 tAEI<$MH|$tr1LLD$7A$f|$5LD$AąfAx H4$HtHvAH10LLLFD$IcEH|$HHiVUUUH )A$9OA}AufAx ‹L$A E$#J@9L99N9AEH߉L$AE A}HDgH|$AA9DLHcT$A9HDLIfx EHiVUUUAAH )EL$fA9ANfAE|DEQ9OD9AOD9ALfAL$$|HL$ 8u vƃ Lmf.fk~+iKh=^l t 9}fH1 E1 fAx 9O€Dt9 H0 9Oш6 HD|H<$ƃHtLgDʃPHiqAL1RX1Z1H0 _MtMd$E1HL1fx 1 LMtIuH1D|H<$DʃAiqHtLg$L1QHY$$9  A1ix@ 1҃f?BNMtMHL1FDL$Ht$ALHLD| |$Ht$5@8FH|$@AE9N‰D$A D$@AEA9DLH0 L|$5HHl$(ED\$MLl$ H\$LE5D9#DL$HL$ ALHT$Ht$+tFII9[A@D9}J .l{ A8AFȍ IAH\$Hl$(D| A8AFȍ IMtMd$HL1+f.AUAHIATUSDQxLDI99OEuHHcDZHiɫ*AH$)I1D9Bj1DZDb H&jDb BBHiqD|MY HAQ`MPE0HtHwQ1HPARUATSAUASRHH[]A\A]AWAAVAAUIATULSHHDE 1EH\ 9O‹U9‰EOиUDEEHE AEHMc| HD$HHD$LMiVUUUI A) A9ĉANĄDEu`CdE{t E EEEHLHAHLHH[]A\A]A^A_%AA|DE9EM̉D$EAEA$HD$AAHDLtD$t$DHAķuE9EO烻CdHL$D( D9EHt$HtHvH1HD$( 1HEAOA9LAWHHAVAUATUSHHPL&L8HT$H7eH%(HT$H1ҋw^E1xIeHD$(H$HD$0HD$8HD$@tQIEfx w:t$ E1 uLAtiu@ tH<$|@|$~uA$p@H))HH!򈓿fAx w Au%HHL$(IHL$I)HD$(AHD$^IHML1MtIwPH1Ll$ Lt$HދT$MLZHT$LHLAA@DDD|F|DDHHiqMtIoWH1PRVHAR1H(HT$HeH+%(HP[]A\A]A^A_I|A‰aLD$T$1HH<$uNAyHIIxA$HHL$(IHL$IJHD$H(HEfx w tH|D$$T$@|$D|$ 9D$ u L$$AD`DI1ADd$wA;}gH<$A;D$(|;D$,Dd$0D;d$4~ ED;d$4DD9D$D$ DALD|T$@l$ ЋL$ 93HAHIHEIH`HD$$AWAVAUATAUHSHHHH$HD$1҃LL`LMLt/Au%Ht$HtHvH11LLLEH$DHމHh…tt Au9H[]A\A]A^A_ t1҃ 7H+H#LLD$T$tǃLHH$DHމHH[]A\A]A^A_ft%|BI|fDfx  uff.1uu|uH`fDHH SH󋷄u)fx wtt&u Hu*1ƃmf[tHtց?Bƃmf[ff.fAWAVAUATIUSw1u\ƀiLAD$(1ۅ~6HcHID$0HH(HtH@Hxt L9 t9A9\$([]A\A]A^A_ t1 uHtHlL}Lu@LI`@HH uLHL#Hk@HI$`@HH d[H]A\A]A^A_fDAWH`IAVAUATUHSHHL7H$^E1ApM$tIp @*H4$LHD$D$A$uAx A%D$ fAOHLHxA$u |$A1҅u'sA|tH<$Ad1A$v A$AAdSAD$E$EE$LAƇEEMtIvH1DL$DD$DD$DL$AADfAAADfAAADfAAADfAAADfAAAAA|fEAA|HLHAAeMA|A%|$DAtAAAIp @*vHLAtA$I$HLHHHLH4$LImI}Ifx A\A A`uAHA$tAt{w AtaAA AƇAKN@fAHt:IHI,$HHtHuH11H[]A\A]A^A_ xE1 LAA|ED$pAƇ\cHLkA1҅L I}+AzI@HAƇA1A' D$ D$ AIc|HHiVUUUH )AILJ &I%Ip B*H[]A\A]A^A_AAƇ=1HLHp A 1H4$L"A AAƇ"AƇ ALJ QAtALJ,ALJAABfAUpD$ cLHz ^v 47t )D$ MLtA6 AAAƇAt AAA|$AeMҁ⎐DAKAAA/A`IAHAƇALJA v  AHyHoPHHHHH AtH<$ALJ,AAƇ(AfAt5*t D$ ID$ D$ D$ H/$DwLJ<fGW ff.SHH߉pƃHǃǃ[@ATIUHSH~wPHw %1ۃuVH3HtHvH1LHH[]A\ t uHt[]A\ff.UHSHwKHw %1ۃuQH3HtHvH1HH[] t uHt[]f.HGUSH( Ht A tt5LHt&Ht HEHD$Ht$H1ƃH<$ǃH$eH+%(v HĨ[]A\A]A^A_H<$LA 0LHD$ HA$pLMtI|$HH<$HL1NA$*(ApA IHxED9AOAT$DHcI H:9 ADHxǃHX cL<$LLLM( AHC8IDKQHLfA$x LHHApA Ix z kd=yDEL L LE1H@Ƌ @g@t39OiH@Ƌ @t @0E1@&E,.HA\ A ILg8DoH}H_PHuHME1HHH 1IpHLHHD$(H<$HK8SLMtI|$HH<$H|$(A\ A IH<$L+ED9OHH<$HHD$0aHLD$8HLHt$@Ht$@H<$"LH$Ƅ$H1Hu$LLLʾLL$@LL$@HjH<$gH<$ǃX{H<$hH<$fH t)vI( I0 sHt HfA$x ?I$pHHD$hI`LHD$`HHt$`LaLQHD$`HL$ H=HFHL$ HHL$ LHt$(LLƄ$LLT$ vAH$LLT$ HjLMtIzHIxMxLpI9Hl$pLd$xLT$ H$FM$ AVLMU)LT$XfAVAV)fAVAV)fAVAV )AfAV AAF>E^LANAVE~EfD$0AFAn D\$TL$PA^D$8AFT$LD$@AD$HLT$XMM`I~PEE@T$LMҋL$PD\$TLtIrASD\$8ASQRAWATUSL$xQ$Q$QHPW1HhIF@LpH9D$ rI HIP)HL'#A`=A IvI|$H_PHuHHHHH f @tщAI IHEALEeL tB HL7HK8SLMtI|$HNHAIHl$pLd$xH$LH)H|$hLH}Ht$`LH t H<$LLLM<$LIANAVLA0H<$L#H@1LH|$`HD$`Ht$0HtHv1AH\H$LHDŽ$HDŽ$1ҹTt5iHH#\HHuǃXƃ|XuL/HK8SLMtI|$HTLHD$`HMM`EE@LMtIt$H1)HxHWPHuHHT$8HT$8HHH _$$D8tXAqMDMIrRH1YfAx MvHLǃD$8HK8SLMtI|$HLMtIzDHL<HK8SLMtI|$HR11HXf<%x $$'AqD$8HD$ HD$`H}kff. tjUHSHHXH9uHHCHXH9t; uHtڀtH0 HCHXH9u[]@ ATUHSHHXH9u\HCHXH9tO uHtL0 Ltƃ1LHCHXH9u[]A\pipe_config->output_formatMissing case (%s == %ld) %s %s: [drm] %s128b/132b8b/10bSink specific irq unhandled [CONNECTOR:%d:%s] formattypedrm_WARN_ON(len < 0), %s%dsource rates: %s sink rates: %s common rates: %s DSC DPCD: %*ph drm_WARN_ON(transcoders != 0)enabledisableInput DSC BPC forced to %d yesnoPCON ENCODER DSC DPCD: %*ph registering %s bus for %s output_formatlane_countUnsupported BPP %u, min %u Unsupported BPP %u, min 8 Unsupported Slice Count %d drm_WARN_ON(i < 0)Forcing DSC fractional bpp onoff D0D3PCON max rate = %d Gbps MAX_FRL_BW_MASK = %u FRL_TRAINED_MASK = %u FRL trained with : %d Gbps FRL training Completed Failed to set pcon DSC crtc_state->output_formatFEC CAPABILITY: %x sdp->db[17] & 0x7Failed to unpack DP VSC SDP Failed to unpack DP AS SDP SSTMSTSST w/ sideband messaginglongshortDPRX ESI: %4ph Failed to ack ESI eDPDPeDP DPCD: %*ph HDCP init failed, skipping. drivers/gpu/drm/i915/display/intel_dp.cdrm_WARN_ON((for_get_ref && !new_conn_state->crtc) || (!for_get_ref && !old_conn_state->crtc))drm_WARN_ON(!connector->dp.dsc_decompression_aux)[drm] *ERROR* [CONNECTOR:%d:%s][ENCODER:%d:%s] Invalid DPCD max lane count (%d), using default [drm] *ERROR* Failed to read source OUI [drm] Failed to write source OUI [drm] *ERROR* [CONNECTOR:%d:%s][ENCODER:%d:%s] Invalid DPCD with no link rates, using defaults [ENCODER:%d:%s] %s link not ok, retraining buffer size is smaller than hdr metadata infoframe wrong static hdr metadata size [drm] *ERROR* Failed to read DPCD register 0x%x drm_WARN_ON(!wait_for_completion_timeout(&conn_state->commit->hw_done, msecs_to_jiffies(5000)))Failed to %s sink compression passthrough state Cannot force DSC BPC:%d, due to DSC BPC limits [CONNECTOR:%d:%s] VRR capable: %s [CONNECTOR:%d:%s] DFP max bpc %d, max dotclock %d, TMDS clock %d-%d, PCON Max FRL BW %dGbps [CONNECTOR:%d:%s] RGB->YcbCr conversion? %s, YCbCr 4:2:0 allowed? %s, YCbCr 4:4:4->4:2:0 conversion? %s Cannot force DSC output format drm_WARN_ON(!source_can_output(intel_dp, output_format))drm_WARN_ON(index < 0 || index >= intel_dp->num_common_rates)drm_WARN_ON(!intel_dp->num_source_rates || !intel_dp->num_sink_rates)drm_WARN_ON(intel_dp->num_common_rates == 0)drm_WARN_ON(!is_power_of_2(intel_dp_max_common_lane_count(intel_dp)))drm_WARN_ON(intel_dp->num_common_rates * num_common_lane_configs > (sizeof(intel_dp->link.configs) / sizeof((intel_dp->link.configs)[0]) + ((int)sizeof(struct {_Static_assert(!(__builtin_types_compatible_p(typeof((intel_dp->link.configs)), typeof(&(intel_dp->link.configs)[0]))), "must be array");}))))drm_WARN_ON(idx < 0 || idx >= intel_dp->link.num_configs)Set dsc bpp from %d to VESA %d Max link bpp is %u for %u timeslots total bw %u pixel clock %u Unsupported slice width %d by DP DSC Sink device Computed BPC is not in DSC BPC limits No Valid pipe bpp for given mode ret = %d Compressed Slice Count not supported DSC Sink Line Buffer Depth invalid Cannot compute valid DSC parameters for Input Bpp = %dCompressed BPP = %d.%04d DP DSC computed with Input Bpp = %d Compressed Bpp = %d.%04d Slice Count = %d [ENCODER:%d:%s][CRTC:%d:%s] DP link limits: pixel clock %d kHz DSC %s max lanes %d max rate %d max pipe_bpp %d max link_bpp %d.%04d clamping bpp for eDP panel to BIOS-provided %i Try DSC (fallback=%s, joiner=%s, force=%s) DP lane count %d clock %d bpp input %d compressed %d.%04d link rate required %d available %d YCbCr 4:2:0 mode but YCbCr 4:2:0 output not possible. Falling back to RGB. MSO link count %d, pixel overlap %d drm_WARN_ON(vsc->bpc == 6 && vsc->pixelformat != DP_PIXELFORMAT_RGB)couldn't set HDR metadata in infoframe drm_WARN_ON(!connector->dp.dsc_decompression_aux || connector->dp.dsc_decompression_enabled)Failed to %s sink decompression state drm_WARN_ON(!connector->dp.dsc_decompression_aux || !connector->dp.dsc_decompression_enabled)[CONNECTOR:%d:%s] Performing OUI wait (%u ms) [ENCODER:%d:%s] Set power to %s failed [ENCODER:%d:%s] Forcing full modeset due to unsupported link rate [ENCODER:%d:%s] Forcing full modeset due to DSC being enabled [ENCODER:%d:%s] Forcing full modeset to compute panel replay state Sink max rate from EDID = %d Gbps Couldn't set FRL mode, continuing with TMDS mode Issue with PCON, cannot set TMDS mode Failed to %s protocol converter HDMI mode Failed to %s protocol converter YCbCr 4:2:0 conversion mode Failed to %s protocol converter RGB->YCbCr conversion mode [drm] *ERROR* Failed to read FEC DPCD register pipe has %d bpp for eDP panel, overriding BIOS-provided max %d bpp Failed to unpack DP HDR Metadata Infoframe SDP drm_WARN_ON(!intel_crtc_has_dp_encoder(crtc_state))[ENCODER:%d:%s] retraining link (forced %s) [ENCODER:%d:%s] link retraining failed: %pe drm_WARN_ON(!drm_modeset_is_locked(&dev_priv->drm.mode_config.connection_mutex))drm_WARN_ON(intel_dp_is_edp(intel_dp))[ENCODER:%d:%s] MST support: port: %s, sink: %s, modparam: %s -> enable: %s Broken DP branch device, ignoring MST device may have disappeared %d vs %d ignoring %s hpd on eDP [ENCODER:%d:%s] drm_WARN_ON_ONCE(intel_dp->active_mst_links < 0)failed to get ESI - device may have failed [drm] *ERROR* [ENCODER:%d:%s] Failed to read link status got hpd irq on [ENCODER:%d:%s] - %s %s %s: [drm] Not enough lanes (%d) for DP on [ENCODER:%d:%s] drm_WARN_ON(intel_encoder_is_tc(intel_encoder) && ((&_Generic(dev_priv, const struct drm_i915_private *: (&((const struct drm_i915_private *)(dev_priv))->display), struct drm_i915_private *: (&((struct drm_i915_private *)(dev_priv))->display), const struct intel_display *: (dev_priv), struct intel_display *: (dev_priv))->info.__runtime_info)->ip.ver) < 30)drm_WARN_ON((IS_PLATFORM(dev_priv, INTEL_VALLEYVIEW) || IS_PLATFORM(dev_priv, INTEL_CHERRYVIEW)) && port != PORT_B && port != PORT_C)Adding %s connector on [ENCODER:%d:%s] drm_WARN_ON(!((((dev_priv)->pch_type) == PCH_IBX) || (((dev_priv)->pch_type) == PCH_CPT)))[drm] LVDS was detected, not registering eDP [drm] [ENCODER:%d:%s] unusable PPS, disabling eDP drm_WARN_ON(intel_dp->dpcd[0x000] != 0)[drm] [ENCODER:%d:%s] failed to retrieve link info, disabling eDP [drm] [ENCODER:%d:%s] HPD is down, disabling eDP [drm] [ENCODER:%d:%s] VGA converter detected, disabling eDP [CONNECTOR:%d:%s] Using OpRegion EDID [drm] *ERROR* Failed to read MSO cap [drm] *ERROR* Invalid MSO link count cap %u Sink MSO %ux%u configuration, pixel overlap %u [drm] *ERROR* No source MSO support, disabling [CONNECTOR:%d:%s] using generated MSO mode: "%s": %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x [drm] [ENCODER:%d:%s] failed to find fixed mode for the panel, disabling eDP drm_WARN_ON(intel_dp->source_rates || intel_dp->num_source_rates)  *   X  X } J   l       # B ] R  U    < ] c 0 L  H  xx`=xK`=xK8`=xK`=@ \ @BpxK8`=L \ @B  (0 i915.import_ns=PWMGCC: (Debian 12.2.0-14) 12.2.0GNU /mW`r u`w%0n p . M h tzp %y@[p0to@kC_qh0 P p #;P# @$#&=(2O*k8z>TI]LPn(#-=CTm ``(,0 (@"(.4:?R`r6 $7\q.BUj'Ce ; W s        > _ z      1 S l       + B V !f !w " 0": "h  % 0%/ 0 p%xO l       '*h?Qr++,, 0,B,,,-~0.:K`.%f../0o@2p2$2>@4WO4%m4 5O5h6;P66C6c,E`7b=AD`yp@@H8Um`R:R$RJ PS+FT:lPU )Hl`_$_L`6Md`|PaPbPcpc+>_0dnrefBhx !/D]pm$1Llot pr:0sRslt6Ptv)P{T{0}Q} eB 0S!S;_)Ij|` DaxPpPЋ%EPtN Pb> В:_  w       !(!D!^!!!!""&"5"L"k""""" #)#8#N#i#~#####$$$E$V$u$$$$$ %,%C%|X%x%%%%%&=&i&&intel_dp.cget_max_compressed_bpp_with_joinerintel_dp_dsc_max_sink_compressed_bppx16intel_dp_dsc_aux_ref_countintel_dp_tmds_clock_validwrite_dsc_decompression_flagintel_dp_set_max_sink_lane_countintel_dp_init_source_ouiintel_dp_set_sink_ratesintel_dp_link_okintel_dp_check_device_service_irqintel_dp_modeset_retry_work_fnintel_dp_oob_hotplug_eventsource_can_outputintel_write_dp_sdpsnprintf_int_array.constprop.0intel_dp_print_ratesintel_dp_read_dsc_dpcdintel_dp_connector_atomic_checkwait_for_connector_hw_done.isra.0intel_dp_sink_set_dsc_passthrough.isra.0intel_dp_force_dsc_pipe_bppintel_dp_set_edidintel_dp_connector_unregisterintel_dp_forceintel_dp_connector_registerintel_dp_output_formatintel_dp_get_modesforced_link_ratedsc_compute_link_configlink_config_cmp_by_bwintel_dp_set_common_ratesintel_dp_get_dpcdintel_dp_needs_link_retrainvalid_dsc_slicecountintel_dp_mode_validdsc_compute_compressed_bppvalid_dsc_bppintel_dp_compute_config_limitsintel_dp_compute_link_configintel_dp_compute_output_formatCSWTCH.429bw_gbps.8intel_dp_detect.LC79__already_done.9intel_dp_connector_funcsintel_dp_connector_helper_funcsbxt_rates.3icl_rates.4mtl_rates.5hsw_rates.1g4x_rates.0skl_rates.2__UNIQUE_ID_import_ns996__UNIQUE_ID___addressable___SCK__might_resched55.10.LC75.LC76.LC77.LC88.LC2__x86_return_thunk__warn_printkdev_driver_stringintel_dp_connector_sync_stateintel_hdmi_tmds_clockdrm_dp_dpcd_readdrm_dp_dpcd_write__stack_chk_fail_dev_err_dev_infodrm_dp_bw_code_to_link_ratedrm_dp_lttpr_max_link_ratedrm_dp_lttpr_countdrm_dp_128b132b_lane_channel_eq_donedrm_dp_channel_eq_okintel_dp_dump_link_status__drm_dev_dbgintel_hdcp_handle_cp_irqintel_dp_test_requestmutex_lockdrm_connector_set_link_status_propertymutex_unlockdrm_kms_helper_connector_hotplug_eventdrm_mode_object_put_raw_spin_lock_irq_raw_spin_unlock_irqintel_hpd_schedule_detectionintel_hdmi_infoframe_enabledrm_dp_vsc_sdp_pack__x86_indirect_thunk_raxhdmi_drm_infoframe_pack_onlysnprintf__drm_debugintel_digital_connector_atomic_checkintel_dp_mst_source_supportdrm_dp_mst_root_conn_atomic_checkintel_connector_needs_modesetdrm_connector_list_iter_begindrm_connector_list_iter_nextdrm_atomic_get_connector_statedrm_atomic_add_affected_planesdrm_connector_list_iter_enddrm_atomic_add_affected_connectorsintel_atomic_get_crtc_statewait_for_completion_timeoutdrm_edid_freedrm_connector_set_vrr_capable_propertydrm_edid_dupdrm_edid_connector_updateintel_vrr_is_capabledrm_dp_downstream_max_bpcdrm_dp_downstream_max_dotclockdrm_dp_downstream_min_tmds_clockdrm_dp_downstream_max_tmds_clockdrm_dp_get_pcon_max_frl_bwdrm_dp_downstream_420_passthroughdrm_dp_downstream_rgb_to_ycbcr_conversiondrm_dp_downstream_444_to_420_conversiondrm_edid_read_ddcdrm_dp_aux_unregisterintel_connector_unregisterintel_display_driver_check_accessintel_connector_registerdrm_dp_aux_registerintel_bios_encoder_is_lspconlspcon_initlspcon_detect_hdr_capabilitydrm_connector_attach_hdr_output_metadata_propertydrm_edid_connector_add_modesintel_panel_get_modesdrm_dp_downstream_modedrm_mode_probed_addintel_dp_is_edpintel_dp_is_uhbrintel_dp_link_symbol_sizeintel_dp_link_symbol_clockintel_dp_common_ratedrm_dp_max_dprx_data_rateintel_dp_max_common_rateintel_dp_max_source_lane_countintel_bios_dp_max_lane_countintel_dp_max_common_lane_countintel_tc_port_max_lane_countdrm_dp_lttpr_max_lane_countsort_rintel_dp_init_lttpr_and_dprx_capsdrm_dp_read_sink_count_capdrm_dp_read_sink_countdrm_dp_read_downstream_infodrm_dp_read_descintel_init_dpcd_quirksintel_dp_max_lane_countintel_psr_enableddrm_dp_dpcd_read_phy_link_statusintel_psr_link_okintel_dp_link_requiredintel_dp_effective_data_rateintel_dp_max_link_data_rateintel_dp_has_joinerintel_dp_rate_indexintel_dp_link_config_getintel_dp_link_config_indexintel_dp_link_params_validintel_dp_mode_to_fec_clockintel_dp_bw_fec_overheadintel_dp_dsc_nearest_valid_bppintel_dp_dsc_get_max_compressed_bppintel_dp_dsc_get_slice_countdrm_dp_dsc_sink_max_slice_countintel_dp_min_bppintel_dp_output_bppintel_dp_num_joined_pipesintel_dp_has_dscintel_dp_source_supports_tps3intel_dp_source_supports_tps4intel_dp_max_link_rateintel_dp_rate_selectintel_dp_compute_ratedrm_dp_link_rate_to_bw_codeintel_dp_has_hdmi_sinkintel_dp_supports_fecintel_dp_supports_dscintel_dsc_source_supportintel_dp_dsc_compute_max_bppdrm_dp_dsc_sink_supported_input_bpcsintel_cpu_transcoder_mode_validintel_panel_fixed_modeintel_panel_mode_validdrm_mode_is_420_onlydrm_mode_is_420_alsointel_mode_valid_max_plane_sizeintel_dp_dsc_sink_min_compressed_bppintel_crtc_num_joined_pipesdrm_dp_dsc_sink_bpp_incrintel_dp_dsc_sink_max_compressed_bppintel_dp_dsc_compute_configintel_dsc_compute_paramsdrm_dp_dsc_sink_line_buf_depthdrm_dsc_compute_rc_parametersintel_dp_compute_config_link_bpp_limitsintel_dp_test_compute_configintel_hdmi_bpc_possibleintel_panel_drrs_typeintel_panel_highest_modeintel_dp_config_required_rateintel_dp_joiner_needs_dscintel_dp_limited_color_rangedrm_default_rgb_quant_rangeintel_dp_audio_compute_configintel_audio_compute_configintel_dp_queue_modeset_retry_for_linkdrm_mode_object_getqueue_work_onintel_dp_compute_configintel_link_compute_m_nintel_vrr_compute_configintel_psr_compute_configintel_alpm_lobf_compute_configintel_panel_downclock_modeintel_cpu_transcoder_has_m2_n2drm_hdmi_infoframe_set_hdr_metadataintel_panel_fittingintel_panel_compute_configg4x_dp_set_clockintel_cpu_transcoder_has_drrsdrm_mode_vrefreshintel_zero_m_nintel_dp_set_link_paramsintel_dp_reset_link_paramsintel_edp_backlight_onintel_backlight_enableintel_pps_backlight_onintel_edp_backlight_offintel_pps_backlight_offintel_backlight_disableintel_dp_sink_enable_decompressionintel_dp_sink_disable_decompressionintel_dp_invalidate_source_ouiintel_dp_wait_source_oui__msecs_to_jiffiesschedule_timeout_uninterruptibleintel_dp_set_powerlspcon_resumemsleeplspcon_wait_pcon_modeintel_dp_sync_stateintel_dp_initial_fastset_checkintel_dp_check_frl_trainingdrm_dp_pcon_hdmi_link_activedrm_dp_pcon_frl_preparektime_get_raw__SCT__might_rescheddrm_dp_pcon_is_frl_readyusleep_range_statedrm_dp_pcon_frl_configure_1drm_dp_pcon_frl_configure_2drm_dp_pcon_frl_enabledrm_dp_pcon_hdmi_link_modeintel_dp_pcon_dsc_configuredrm_dp_pcon_enc_is_dsc_1_2intel_hdmi_dsc_get_slice_heightdrm_dp_pcon_dsc_max_slicesdrm_dp_pcon_dsc_max_slice_widthintel_hdmi_dsc_get_num_slicesdrm_dp_pcon_dsc_bpp_incrintel_hdmi_dsc_get_bppdrm_dp_pcon_pps_override_paramintel_dp_configure_protocol_converterdrm_dp_pcon_convert_rgb_to_ycbcrintel_dp_get_dsc_sink_capintel_edp_fixup_vbt_bppintel_dp_update_sink_capsintel_dp_needs_vsc_sdpintel_dp_set_infoframesintel_dmc_wl_getintel_dmc_wl_putintel_read_dp_sdphdmi_drm_infoframe_unpack_onlyintel_dp_has_connectorintel_dp_get_active_pipesdrm_modeset_lockintel_dp_flush_connector_commitsintel_dp_link_check_intel_modeset_lock_begin_intel_modeset_lock_loop_intel_modeset_lock_endintel_modeset_commit_pipesintel_dp_check_link_stateintel_encoder_link_check_queue_workintel_digital_port_lockintel_digital_port_unlockintel_digital_port_connected_lockedintel_tc_port_handles_hpd_glitchesintel_display_power_get__intel_display_power_put_asyncintel_digital_port_connectedmutex_is_lockedintel_display_device_enabledintel_pps_vdd_onintel_dp_test_resetdrm_dp_mst_topology_mgr_set_mstdrm_dp_set_subconnector_propertyintel_pps_vdd_offdrm_dp_read_mst_capdrm_probe_ddcintel_dp_mst_verify_dpcd_stateintel_psr_init_dpcddrm_dp_as_sdp_supportedintel_dp_mst_prepare_probeintel_dp_encoder_flush_workintel_encoder_link_check_flush_workintel_dp_mst_encoder_cleanupintel_pps_vdd_off_syncintel_pps_wait_power_cycleintel_dp_aux_finiintel_dp_encoder_suspendintel_dp_encoder_shutdownintel_dp_hpd_pulseintel_dp_read_dprx_capsintel_pps_have_panel_power_or_vdddrm_dp_mst_hpd_irq_handle_eventmemchr_invdrm_dp_mst_hpd_irq_send_new_requestintel_psr_short_pulseintel_dp_test_short_pulsedrm_dp_pcon_hdmi_frl_link_error_countintel_dp_is_port_edpintel_bios_encoder_data_lookupintel_bios_encoder_supports_edpintel_dp_has_gamut_metadata_dipintel_dp_init_modeset_retry_workintel_dp_init_connectorintel_encoder_is_tcvlv_pps_pipe_initintel_dp_aux_initdrm_connector_init_with_ddcintel_connector_attach_encoderintel_ddi_connector_get_hw_stateintel_connector_get_hw_stateintel_bios_dp_max_link_rateintel_dp_mst_encoder_initdrm_connector_attach_dp_subconnector_propertyintel_attach_broadcast_rgb_propertydrm_connector_attach_content_type_propertyintel_attach_hdmi_colorspace_propertyis_hdcp_supportedintel_dp_hdcp_initintel_psr_initintel_get_lvds_encoderintel_display_power_flush_workdrm_connector_cleanupintel_attach_dp_colorspace_propertydrm_connector_attach_vrr_capable_propertyintel_encoder_is_c10phydrm_connector_attach_max_bpc_propertyintel_bios_init_panel_earlyintel_pps_initintel_bios_fini_panelintel_hpd_enable_detectionintel_alpm_init_dpcddrm_dp_read_dpcd_capsintel_bios_dp_has_shared_aux_chintel_bios_init_panel_lateintel_panel_add_edid_fixed_modesdrm_mode_set_nameintel_attach_force_audio_propertyintel_panel_preferred_fixed_modeintel_panel_initvlv_pps_backlight_initial_pipeintel_backlight_setupintel_attach_scaling_mode_propertydrm_connector_set_panel_orientation_with_quirkintel_pps_init_lateintel_opregion_get_edidintel_panel_add_vbt_lfp_fixed_modeintel_encoder_is_combointel_dp_mst_suspenddrm_dp_mst_topology_mgr_suspendintel_dp_mst_resumedrm_dp_mst_topology_mgr_resumedrm_helper_probe_single_connector_modesintel_connector_destroyintel_digital_connector_duplicate_statedrm_atomic_helper_connector_destroy_stateintel_digital_connector_atomic_set_propertyintel_digital_connector_atomic_get_property__SCK__might_resched  D<EH (O 5WDE  5D7GHIBJ KzHIL  K PMJjNtOBHJP xKJQRS O$ 0 TI SP E H I& V2 TC UR V^ J s T W X Y ZH \ ] ]   D _   D ` ab& @2THEO Y 5aD~ TJ    c|d T  T- <TK YTu TJH  `efghgiqjklmmnlo;mxE  5DJpE   5Dv }  + 07T_ !kTq rIs^tfu~ A = `Trvwxy zh sTH DT{| A = A A = T& `-KI `NK^}j =q A~l svT~qrt aT | D XT^ XjT XT E x 5& D  !+!@!"E" " 5"D#o$x$$$$$@%%%%&&Y' @$'E' ' 5'D'E' p' 5'D(E&( @0( 58(Df(Em( w( 5(D())A))))H)J2* <* A*DV** +.+s++J-E - - 5-D;-,.#/ (//Te/ s/T/ /Tm0 Hz0T0T1 :11 :1 1T2 )2T5E5 5 55D6)677JR8888889!999;4;; <<k== = =D1>=>> :h?+@ 7@T@tAWB cBTB7CDDD+EkE ETEE ETF @#FTkF hpFTF FTyGYH hHTrHJI $I `I  vITIIJJ:KK  KTKLeM =qM AM AM =M  MTN-NN  NT!O AAO AMO =OP9PP =P AP APPJ9Q\Q P hQTwQR+SSSTTT[UUUVW  #WTWXPXXXXX2Y_Y>YY  YT\ZZ[_[\_\?\] ]]p^Ew^  ^ 5^D^^@_g_0__B` N`TY`` `TaaEa 8 a 5aDb b  bEb  b 5bDc c  #cTc  cTcLccdId #d P dTeAeIPe]e  eJe fYfA7g  CgTzg  gTg x gTh &hTNi H _iTi ?iTiiiii jj-jBjXjhjujjjjjjj k UkThk ltkTk k p kTkIkI l >l  kl H |lTl :l l m lmT%m :7m mJhn n n nnoȊ?Њ@؊A> SL QTaFŒG X TZH{ ^TȍHII7 nCTVJgU3KL5HU xZK X T HT( S$ 2TG SQ XZ fTHIߐ(;;E  5'DEqHIMʑԑJOg  y  ̓a@PPTuE|   5DԔE۔  5D7U?VW u T :W : X Y Z FhEo xy 5D :`Ж[  N\j]^Ǘ_ϗ`חQab3 ?TYcVd MBe fA :M[UV gQ'?hLij :j̚ji :E DЛkٛl M @m, :AVqnzopȜ֜H8HY:Ýqϝ/W ~&t6pr}sHٞ ޞKtߟ; DTƠ :E 8 5D( :0C :(J :0gu (Mȡ :@vYvw5x?yRv]zv{|tqӢ آTH (M}ߣ T E  5&D hT K pM 8K!~[ `Mq h{TѥJVfof4CC*C>CICCC(CC=CCCRCCC< C C [ ^ ^ ] C C@ CP CG C C%CCTKCC&ClCTCACsC CCCC CI!C!C!C"CZ"Cf"C"C"C#C$C)$C$C$C[%C%Ch''Cg)CQ*Ct*C*C+C+C,W,Cn,C,C,C`-C-C-C:.C?.CF.C.C.C7/C{/C0C1CP2C|2C2Cp3C3C3C3C4C|4C4C5C5C5C"6C76Cc6C6C6C/7?7C7C]:C\<=CT?C@CACICNCQCRCRCSCSC6SCSCSCTC6U[YC[C_C_Ci``Ca2aCaC#bT(bCbCbC\cCcCdCdCeifCgCkhC]lTnC$@ @P@آ 0 . %C &A