ELF>`@@AV LAUAATUHLS HHH8LADA8u []A\A]A^uCHHEHHHIEHEHtH[H]A\A]A^HEHILIEHDIHHxH_PHuHMLHHH FDAV LAUAATILUS I$HH8L D8u []A\A]A^A$uCHHI$HHDEHEHtH[H]A\A]A^HHHHDEHDII$HxH_PHuHILHHH DAVLAUIATAUSHp @*taHch,LlL+hLIHH8LD8uW[]A\A]A^ LIHH8LD8tAuEHHIHHDEHEHtH[H]HA\A]A^IHHHHxHDEHDH_PIHuHILHHH @AVAUA ATUHSHH HHH8 HAD D8X H HHH8 HAEQ H HHH8 HAEAIEtAIHHtHsH1H HD HHXH H H 1HH8H[ ]A\A]A^[]A\A]A^H{LwPMtcHLHH H{LwPMt(HLHH yL7L7ff.fAWIAVAUATUSH H/HcpHp HIHA Dh,DlLA0D+hLDHDHH8DHE$0ADHDDH~HHXDHE$DHHDHH8DHADHDDHE$HHXDHDHH1DHH8DH DHHDHH8DHADDHE%AAA DDH?E$HHXDHDHHD HHXDHE$ DHDl$HDHH8DHAEAσpu AED|$HADDDHHHXDHDHH1DHH8DH HD$H$H$DHD(LDII8H|$H|$D%?IXAD DHDHH1DHH8DH DHHDHH8DHA1HtHu1EHAuBFAuH$H$HH91HtH}H\DHDDHHHXDH1HtHuH1DHHDHH8DHA AADHDDHHHXDHDl$HDHDHH8DHAEAApuAAED|$HDDDHHHXDHDHH1DHH8HD HD$DHD(LDII8H<$H<$D%?IXAD DHDHH1DHH8DH DHHDHH8DHA1HtHu1EHAuiFAuHD$HD$HH9HH}HHuH H1[]A\A]A^A_DHDDHHHXDHHt/HuH1|A?A1H11QH11<AWAVAUATUSH HH/DpHt$H8ptHHcH Hp IcHA HD`,DdLA0D+`LDHDHH8DHE0ADHDDH~HHXDHEDHHDHH8DHADHDDHHHXDHDHH1DHH8DHE DHHDHH8DHA1HtHuEH1AE D$AD$D$D|$HDHDHH8DHADHDDHHHXDHDHHDHH8DHADHDDHHHXDHDHHDHH8DHAHL$DD%HߋDiL$ AA ŋD$A?D ,D$HDADHHXDHD|$HDHD HHXDHDHHDHH8DHADHE1DDHHHXDHDHH1DHH8DHDt$ DHHDHH8DHA1HtHu1EHADHHDHH8DHAAAA7Dt$ 1HtHuDD$H1D$D$CHHuH H1[]A\A]A^A_DHDt$ DDHHHXDH1HtHuEH1t$HLt$MI8LLIXDl$DDHDHLDMI8LLDE1IXDHDHH1DHH8DH!Dt$ DHHDHH8DHA1HtHu1EHADHHDHH8DHAAud!AA;Dt$ 1HtHuDD$H1hEH111hDHDDHHHXDHHtHuEH1HD$,1 AWAVAUATUSHH/HcpHt$Hp HIHD`,DdLA0D+`LDHDHH8DEHA AE$0HDD<$E$DDH~E$HHXDHLD$HA`DHHDHH8DHADHDDHE$ HHXDHDHHDHH8DH DHHDHH8DHALD$DD%HEAAA DDHAHHXDHDHHDHH8DHADHDDHρHHXDHDHH1DHH8DH $HD, DHDHHXDHDHHDHHXDH$DHHDHH8DHA1HtHu1EHA*,$u1HtH}HDHLDII8H<$DH<$%ωIXDHDHLDMI8LDL%ωIXDHDHH1DHH8DHA DHHDHH8DHA1HtHu1EHAuDAuHH}HHuHH1[]A\A]A^A_DHDDHHHXDHHt}HuH1|1HtHuH1DHDDHHHXDH1H11H11Df1DRf15DAUATUSHp H@*t []A\A] LLHHH8LAA@uHu HtH[H]A\A]HH_PHuHHHH Bff.Bf1%DHHPHf.HG1HHHEUSH t 1[]H׾HHH)HS HHBHt@ tHBtHHHHH=wHH)HS HH@cHߺ[H]1ff.ATUSHu;AD` HHtHs[H]1A\L`L`HHH8`LDEi'A Nx[]A\fDHp @*t ` fx|9OHcHiҫ*H )R1~ |AUATUSHHHp B*t^DD||DD1|DALD1[]A\A]D` ff.HOAWAVAUATIUS1H Ht$HcHH)IT$ HHHhH\E Qt}L*DpHHDLl$EwAH$MtwIIuHD$EH1DA<At@AIL$9-1H []A\A]A^A_HD$1A tAt2AEtHIcH IL$AvH|$H<$HH=QB\5'L\$LT$DMtM]ABL1HL$L$HLLA=H|$H<$HH=Q\uhL\$LT$MtM]HL1L$L$I1DML\$LT$AMtM_HEL1L$DL$HDML\$LT$AMtM_HEL1L$DL$HtN~L\$LT$MtM]ACL1HL$L$TDLT$H?fDAWAVAUATUSpL/ MLIHH8LAEA0At AEL DIHHXLLIHH8LAD0Apu ADLIރ@HHXLLI1҉HH8LXAAu[]A\A]A^A_LI޺LH8LL HXL[]A\A]A^A_fAWIAVAUIATUSHeH%(HD$HHT$ D$ H(HLLHH HHHXHA HD`AD d HD@ AP HHX H HH1Ҿ HH8 Hk HHD HHX HIH@HxLLD$ qE1D$ DA9 HA HADHHX H HH1Ҿ HH8 HDHDLII8H<$H<$D%IXDHDHH1ҾDHH8DH@DH@DLII8H<$H<$@D%IX@DH@DHH1Ҿ@DHH8@DHHHLII8H<$H<$%IX HAHH1ҾHH8HD$ A9@DHH@DHHX@DHADHDlDA DHADHHXDHDHH1ҾDHH8DHhR'0H~H0HHX0H HHD HHX H HH1Ҿ HH8 HRHLII8H<$H<$%IXHHH1ҾHH8HSDDHDDHHH8DDHAAHHtHuEH1@DH@DHHHX@DHHD$eH+%(ufH[]A\A]A^A_HHtH}H뀐H}LwPMuL7HLHH AV AUATIUSH/HH LMI8LL %IXH߾ H߾DDLMI8LLD%IXH߾DHLH߾LM$I$8LL%I$X H߾H߾  LM$I$8LL I$XH߾ H߾  HLH8LL ߉HXH߾ []A\A]A^ff.fAWIAVAUATUSHHLcpL(EIA HA DD$IHH8HAIp HAD4$EDp,Ft0AD+p0ADAIDHH8DHAHDD4$ ID HHXD HHI1҉HH8Hx HM޺M$I$8LLI$XHHI1҉HH8Hx DD$HAI޺HH8HAA@tH[]A\A]A^A_HDI@HHXHHI1HH8HH[]A\A]A^A_ff.AWAVAUATUSpL/ MLMMI8LLIXLLM޺MI8LL俉IXLLI1҉HH8LLILH8LL߉HXLLI1HH8L[]A\A]A^A_AWAVAUATUSHpL'I$$ HD DM$DMI8LLD%IXDHDHI$1DHH8DHHI$HH8HAI$p Lc<$HADt$Dp,Ft0AD+p0DI$DHH8DH߉D$ HT$ Dt$I$ HHXD HHI$1҉HH8HA$pDHM$DII8H<$DH<$%ωIXDHHI$HH8HAEAA$pu EAI$p HAB,BD0AAD+z0DI$DHH8DHAA HAI$E DHHXHHI$1HH8H߉H[]A\A]A^A_$HD4 DI$DHHXDH @tHLJPtHLJPt HLJPonoffendis%s %s: [drm] %s%sabling fdi C rx FDI_RX_IIR 0x%x FDI train 1 done. FDI train 2 done. FDI train done. crtc->pipeMissing case (%s == %ld) FDI train 1 done, level %i. FDI train 2 done, level %i. FDI train done FDI PLL freq=%d pipeFDI link BW%s %s: [drm] FDI RX state assertion failure (expected %s, current %s) drivers/gpu/drm/i915/display/intel_fdi.c[drm] *ERROR* FDI RX state assertion failure (expected %s, current %s) %s %s: [drm] FDI RX PLL assertion failure (expected %s, current %s) [drm] *ERROR* FDI RX PLL assertion failure (expected %s, current %s) %s %s: [drm] FDI TX state assertion failure (expected %s, current %s) [drm] *ERROR* FDI TX state assertion failure (expected %s, current %s) drm_WARN_ON(__intel_de_read(_Generic(dev_priv, const struct drm_i915_private *: (&((const struct drm_i915_private *)(dev_priv))->display), struct drm_i915_private *: (&((struct drm_i915_private *)(dev_priv))->display), const struct intel_display *: (dev_priv), struct intel_display *: (dev_priv)), ((const i915_reg_t){ .reg = (((0xf000c) + (PIPE_B) * ((0xf100c) - (0xf000c)))) })) & (1 << 31))drm_WARN_ON(__intel_de_read(_Generic(dev_priv, const struct drm_i915_private *: (&((const struct drm_i915_private *)(dev_priv))->display), struct drm_i915_private *: (&((struct drm_i915_private *)(dev_priv))->display), const struct intel_display *: (dev_priv), struct intel_display *: (dev_priv)), ((const i915_reg_t){ .reg = (((0xf000c) + (PIPE_C) * ((0xf100c) - (0xf000c)))) })) & (1 << 31))[drm] *ERROR* FDI train 1 fail! [drm] *ERROR* FDI train 2 fail! FDI_RX_IIR before link train 0x%x FDI train 1 fail on vswing %d FDI train 2 fail on vswing %d %s %s: [drm] FDI TX PLL assertion failure, should be active but is disabled [drm] *ERROR* FDI TX PLL assertion failure, should be active but is disabled FDI link BW decrease on pipe Cchecking fdi config on pipe %c, lanes %i invalid fdi lane config on pipe %c: %i lanes only 2 lanes on haswell, required: %i lanes invalid shared fdi lane config on pipe %c: %i lanes only 2 lanes on pipe %c: required %i lanes fdi link B uses too many lanes to enable link C drm_WARN_ON(crtc_state->shared_dpll->info->id != DPLL_ID_SPLL)FDI link training done on step %d [drm] *ERROR* FDI link training failed! C l -    a   @i915.import_ns=PWMGCC: (Debian 12.2.0-14) 12.2.0GNU @ -p|;CV`j 0? H%8ASao~p   ! 90!N`!kzp"@#'#I#,C\s$`(p*-`2#=U4h7|`9p=Ointel_fdi.cassert_fdi_rxassert_fdi_rx_pllassert_fdi_txcpt_set_fdi_bc_bifurcationgen6_fdi_link_trainsnb_b_fdi_train_paramivb_manual_fdi_link_trainilk_fdi_link_trainilk_funcsgen6_funcsivb_funcs__UNIQUE_ID_import_ns960.LC3intel_dmc_wl_get__x86_indirect_thunk_raxintel_dmc_wl_put__x86_return_thunk_dev_errdev_driver_string__warn_printk__drm_dev_dbg__const_udelayassert_transcoderassert_fdi_tx_enabledassert_fdi_tx_disabledassert_fdi_rx_enabledassert_fdi_rx_disabledassert_fdi_tx_pll_enabledassert_fdi_rx_pll_enabledassert_fdi_rx_pll_disabledintel_fdi_link_trainintel_fdi_add_affected_crtcs__sw_hweight32intel_crtc_for_pipeintel_atomic_get_crtc_stateintel_modeset_pipes_in_mask_earlyintel_fdi_pll_freq_updateintel_fdi_link_freqintel_fdi_compute_pipe_bppilk_fdi_compute_configilk_get_lanes_requiredintel_dp_bw_fec_overheadintel_link_compute_m_nintel_fdi_atomic_check_linkintel_link_bw_reduce_bppintel_fdi_normal_trainhsw_fdi_link_trainhsw_prepare_dp_ddi_buffersintel_ddi_enable_clockintel_wait_ddi_buf_idle__stack_chk_failhsw_fdi_disableintel_ddi_disable_clockilk_fdi_pll_enableilk_fdi_pll_disableilk_fdi_disableintel_fdi_init_hook4Ub   x   d      :M R#/J S }    PBRq   , 8Ely p  # +0;]kv+P  M x          5 @ K j u      1   0 $ 1 Y d v B       # E S         6 ^ i t        1/ 0L (Q` h U U  (w y ,>Iky*8M PY ,:Ep{  (3Cju)3Ces 1 x)S hy #.9^ & 1+Ces  1 =#Vaz(3=Hjx +\gr +=_m 1 $Imx 1< (AP q U B!/ U;I (P8 Y f     !'!(!(")D" X" ""#$/'$0J$15% xA%%'% % %&(&)s& |&& &3&(&)' p.'a' w'' '( @#((((( ))!)B)O)v)))))))*)*F***6**+)+]+j+w+++++++,7I,w,,,,,,,-"-/-P-]-j-------.8.=.d.u....../&/T/a/n////////#000=0^0k0u000000111*1N1^11 11112  2#2*2 42 <2K2922222 3*373D38L3;Y333333 44%4L4j4455P5r55555556 66:6V6`6j66666667-777A7_7i77788&8J8e8o8y888888889&90999999:$:.:P:]::::: ;;!;@;J;T;n;;;;;;;G<j<x<<<<<<< =H=S== = = zvif   B!!J"*Q""&#X#c##W$%>')Z*1467D9 ====0` P( 0p8`@HPX` h!p !xP!`"0#p##p$P(`*P247P9`=! V $/(s,0 4 8%<%@2D@2" W$(004<@H LT%X`A2d $ Y   2    % C2$%Y Z 2$3(,0 4 8%<%@C2DD2! % 0`.symtab.strtab.shstrtab.rela.text.data.bss.rodata.str1.1.rodata.str1.8.rela__patchable_function_entries.rela.discard.instr_begin.rela__bug_table.rela.discard.reachable.rela.discard.instr_end.rela.altinstructions.altinstr_replacement.rela.rodata.modinfo.comment.note.GNU-stack.note.gnu.property @=@TH<&=,=12= @2?9TPGO@v0HHq@ xHl@@ H$@ IH@ȗPI@x`lII0@ؙHI0I I'I J P :