ELF>w@@AUL0ATIUHS HHL" ƒu) LL ƒt []A\A]1Ҁe[]A\A]AWAVEAUAATUHSHHL L$Mt LIHHAĄu8I7HtHvH1E1HD[]A\A]A^A_H Ht HH)HHHtHHT$HT$H%HL$tUHHT$HL$HT$xt Hffv fEu)Et=W)9"I7HtHvH1TfxwUw v D t$AED)|tff.SHH HtHHk 9LЃ9Lу[H?HtHH_PHuHHH=HH[@ATIUSH Ht HHHA$4 H߉Hv []A\A$ u[]A\ff.HHHHHHHHHHHHHHHIHHfATUHSHeHHD$HGpH H&, D$D$- HT$Ht$H-AąjD$HD$ȃ Lu. HHHDHH L$Hu. HHHDHHD$% HD$t= Hu. HHHDHHD$t= Hu. HHHDHHD$t8 Hu. HHHDHHHD$eH+HD[]A\ t 3HHA뫺HHHwwH t uHHHATIUSHHH(Ht HHHpHcX,\L@ +XLMt/LA1AAD[]A\HH}A21jHAHAXD[]A\fATUHSH Ht HHHLc8 t2f t Hph,BlLA@ +hL ufx@HwdAHH;DA1jHAHAXEt6H;HtH[H]A\Hph,BlL@+hL[]A\ATIUHSHHHt HHHcxMtQ@Hfw-LA1ɺAAD[]A\Hpr,tL@+rL뺽@HfvHpj,lL@+jLHH;A21jHAHAXD[]A\ff.@USH HHt HHHpHc4 HX,\hì+XhH}޹1HHH[]ff.@AUATAUSH HHt HHHpHc8 HX,\L +XLH}޺IHLDL IH[]A\A]fUSH HHt HHŀ< t u[]Hf t1t H[]H鋳4 H[]f.UHhSHHHt H[]HHtHH HJH_H[]DATUHSH Ht HHÀg xHc8 fwqA`CufEAAHpHߋj,lL +jLH;DHHH[]A\ Hߍ H;HH[]A\fDAVAUATUSHH H8 Lc8 Ht []A\A]A^H HHH fx Aw8 t A( AHtHfx Aw8 t AAAfx 4HvHpX,B\L+XLHH}޺IHLLD!I$D H[]A\A]A^ Lc8 11HtHAH fx w8 At AHtfxH f w8 t E A Ef<%x w'8 At A %x1AAo1&ATIUHSHH eHHD$1Ht HHxHc4 JfH0dHH $HHL$D$H;0dHHHD!H0dHHD$eH+HH߾0d[]A\A$+f upA$fA9$t\H0dHH $HHL$D$H;0dHHHD @uf.AWAVAUATUSHHH Ht HHLc8 Eu&xf wf fvAAxAHfvHpD`,FdLAD+`LDHH}DHHDHAE < & . ] H f Ht HHxD8 fkdz= Hxf w ErDȉ fBk @8B @8ƍ~CH AAAA HtxHǀ\Hu( 2vd~1 A EJfj f  %A D DED AAg HpMcHDh,FlLA D+hLDH}D1HHDHi tAfxAHvHpDh,FlLAD+hLDHH}DDHHDHHpHDh,FlLA D+hLDH}DDHHDHpHt HHHLc8 lAAfxe tAH HtHfx HEAA\ udA lAt{vDC@DExE AHfv:Afv %A HpDh,FlLAD+hLDHH}DIHLDL% ID DHxft1kdz= Hg 4 HHt HHHLc8 t{f trDi Aj tAHpHB,BDLAA D+bLDH}DDHHDHHpHc8 HD`,DdLA D+`LDH}DIHLDL IDHD8 HA AŠDH}DIHLDL @I$DHƃ< HǃH[]A\A]A^A_HpIcHD`,DdLA D+`LDH}DHHDHAEH}HtHLgPMuL'HH=HL  $@jj   HHc  A D DEfE1g Mcf H e AE9 A0dhATHD 71>E.A ,f j tAE1g Mc{HpMcHDh,FlLA D+hLDH}DHHDHD$D$H}HtHLoPMuL/HH=HLH}HtHLgPMuL'HH=HL. H}HtHHoPHuH/HH=HHgH}HtHLgPMuL'HH=HLf|f c    A Āj nAbAD DOD=DO ) )` % A H}HtHLwPMuL7HH=HLxMH}HtHLgPMuL'HH=HLH}HtHLgPMuL'HH=HLff.AWAVAUATUHSHH0L eHHD$(1Mt LIċ8 , HHHD$HHE, {I HILHID LHIDH HHHC!HH, u bLL LH$. b Hf HHHEЀi HHIHLEHHtHH.  D$yf wfA$xAHv!I$pLcD$p,BtL+pLADLI<$DHHDLADHuHDHH 5L Mt LIHLc8 Axf@HfvIpp,BtL@+pLLt$I?t$HHt$LADHDHHADH` HHI$pfA$xvLcD$p,BtLD+pLADLI<$DHHDLADHH( 4f sfA$x D$$HD$LcD$E1DɸLDL$HI$pLD$B,BDLH!+BLD L$DI<$DHHDLADL$HcL$LD$AD|A lHHE1ADDHHIH! @H)ʍ #TDAAug HHHHEH( HHHHEHLH4$LHD$(eH+H01[]A\A]A^A_ Hf HHHEHH H=HHSHH{WHHCf HHHEI$pLcD$B,BDL +BLAf u u Ax(IpIcLB,DL@ +BLAI?DHDl$Ht$LADHA!HHp HHHx HHD$L DDI<$DHHLDAHuAHA@HT$HHI$pLcD$LB,BDL +BLAI<$DHHDLD$afDHGpH HtHwwHd t uHHHDAVAUATUHSH Ht HHÀ< Lc8 f f xfzkd= AHfDHH;DIHLDLAI$DHEH;HtHH_PHuHHH=HHaA HAĠDH;DIHLDL%IDHƅ< []A\A]A^Cxf f fAHpIcHߋh,lL +hLH;HHHAEyoH;HtHHoPHuH/HH=HH7 HpDh,FlLAD+hLA=xHfvHph,BlL+hLHH;HHHAEH;HtHH_PHuHHH=HHT t=H H HtHǾHHHpIcHD`,DdLA D+`LDH;DIHLDLAIDHEH;HtHH_PHuHHH=HHJt;w t4 1HxE,RH;HtHLoPMuL/HH=HLff.@AVAUATUSHH H eHHD$1Ht HHŀ. ! Lc8 Hu-f IHLEHtHvH1HHfx Af t EH HT$pD$L0Lf xfkdz= 1ƃ. ƃ ǃf f HD$eH+H []A\A]A^HtHvH1H %xfUgH 1H0dHHD$HHD$Hc4 DtH}0dIHLDLҾ0d!I$0dH0xzkd=x(HpHD`,FdLAD+`LDH}DIHLDL$IDH 4 1HHF4eHH}4eIHLL4e%I$4eHHT$LD$"H}HtHLgPMuL'HH=HLH}HtHLgPMuL'HH=HL-ff.@AWAVAULATUHoSHHHeHHD$1{tCAst)HD$eH+HH[]A\A]A^A_LMtL{Lc{ItLc{Lta{&tUI$pDp,FtLAA@ D+pLSLC@HHT$D$I{PufA$xA@HAHDLI<$1DA2jHADDLAYEu?H{SC {LI<$HtHHHtI$pDp,FtLA@D+pL&ff.v u1uw>1 uH t  ugtf t u guguff.@AVAUATUSH0HHH9IHX`1LLLtpu thLI$0HCHHXH9t7Htv t1 uH|Ht[]A\A]A^Lff.@HGpHpB+ATIUSH(HHŨHXH9uZHCHXH9tMHt狃w1w*Ht&[L]A\T t1 uHH[]A\fHp@+ATIUSH/HHŨHXH9u@HCHXH9t3Ht狃w*1҃w8I$1[]A\[]A\ t1҃ uHHøfDt1AWAVAUATAUSHHH Ht HHD8 H IHtHfx w8 t At8Lp IAHuHtHvH1H HtHfx w8 t AtFLx IAHuHtHv1HfxH HtHfx w8 t AjHA<H}HtHHH ƃ HtHfx Aw8 t Afx A4HvHpMcD`,FdLAD+`LDHH}DIHLDDL ¹IDHH@H@ H[]A\A]A^A_HuDLHpoHuDLHH}DHHH[]A\A]A^A_HpIcHDx,D|LAHD+xLDH}DHHH<$H<$DADHDHHuDf HtHv1EHAt HuHtHvH1At E;At HuHtHvH1A@t HuHtHvH1At HuHtHvH1At HuHtHvH1At HuHtHvH1At HuHtHvH1At HuHtHvH1A@t HuHtHvH1A t HuHtHvH1At HuHtHvH1At HuHtHvH1At HuHtHvH1At HuHtHvH1AZEQHuHtHvH1,HuHtHvH1AUATUSHHH eHHD$1Ht HHL0HSpL~aDCEtWHuHtHv1H({9HuHtHvH1H Ht HHŃHS!LC!HC!ƃ .C" AI҃HLFȄIHLE HuHtHvH1d u+ u"HD$eH+*H[]A\A]H Ht HH1Ҁ D$fT$D$C  HT$LƲHHuHtHvH1fD$ HT$LƴHtqHuHtHvH1T$f f HT$L~ D$ D$T$uL ƃ, Mt LIŹHT$ LD$HIuHtHvH1D$k fx!{C %1Id HuHtHvH1HC!HuHtHvH1}HuHtHvH1sf|$C"ƃ t(D$IIIHuHtHvH1HIff.fHeHHD$1 t uHD$eH+u+HHT$H0D$AWAVAUIATIUSHH H Ht HHŋ( Lt3u:HuHtHvHH 1[]A\A]A^A_HuVD Eu3A$x5E$Et;HuHtHvHHuHtHvHA ua A$0H Ht HHŀ IUt AƄ$*H Ht HHŀ, - TA$yL Mt LIH{I$`$A$A$)9~?fAxIuD$ HtHvAH1AD AƄ$%H HfHfx Hr( A$*L L,MtIE$d E$ ATEE A0fAE$AE;AUA$AEAxA$tEu f A$fBfBfi1Af A A8DEDEDEA$D9yIuHtHvAH1AƄ$'E$&H []A\A]A^A_HuHtHvHpH HtH$H$H( @u>Xt4A$HuHtHvH1HuHtHvH1HuHtHvH1f<%x E1퀽]L( ?HuHtHvH1Ip@+ ^LND$EA$t&Et!A1A11ALHD\$DT$ RA$'uDT$ D\$E9$A9H H H H HAT$:AD$wX$H+H[]A\A]A^A_Aw%1Ƀw3fAxH뼃 t1Ƀ uIfAxLeHs@eHHtHxDAAe uIHD$eHeHHtHxAAe fUHAWIAVAUATSH8LoHt$eHHD$01Mt LIHD$HH)IW(HL`E$'EA$A$A+$x1IM$A$ADŽ$IWDE]9HcHIG H8HxHHtLL$ HD$(I$H9Au@u txDq|ExDEy yLA$H8HtDT$DT$HGufx VEA$A$%Vց A$(A$A$)҃A+$ A$1HD$0eH+ H8[A\A]A^A_]I$#@8u D;w|=@IW9kA$I$HHt HHA$*xu$kdz=xZC @gfxgLt$LLÅAI(HH)HLpA(IWE1틲jAD;YIcHIG HHtLHHD$ HD$(II9AuTuAtIH|$ LL$IHD$ IA|HHT$(HD$LL$tXH|$IxLL$LL$t9AA9~AAA;~AIW HD$I}xAHtHHDT$I$DT$DT$D$$D$,I$xH|$ DT$IA$L$$T$,9~A$A9$mA$`I$xHL$DT$D$$H|$ D$,DT$HL$It7A$t$$T$,9~A$A9$}A$DD9;DD;GHf9AHDT$T$$Dt$,E4A$gI$H8HtHH_PHuHHH=HHA$A$ɍArI%I  A$(A$E1[I$H8HtHA$4A$8A$A$)֙A$tA$IW9HcHIG L0LhMtHHHD$ HD$(MHL$I$LD$I9EuAtI$Iu|H|$ I$HD$ HT$(LD$HL$AAmAM|aARA}LGT$$)A(T$,)¸A0ATHA$MtRLLLD$LD$H=4A((A00ATHA$IW A$1pA$A$IW(A$(A$A$P I$AxA$Y Gufx A$iA$ADŽ$yA4HHT$ DT$HL$Dq0D$HL$DT$IT$ADT$)D$$D$,A|D)D$ D$(ADž(ADž00+(ATHA$IWI$E1>WA$A$I$L(Mt LIE$EqE$E`A$L<%gA$d9*I]HHLpH9uR 1ۃHupt FI]IFHLpH9ANDA#D$tLtAv t1ۃ uI|@Lj<%TH;HtHLwPMuL7HH=HLVAAAIWGA$fAV A AUATIUHSL.HcGu"fxHBEAAHpp,TL +XL2H}wX$HD3A$(u`[]A\A]A^eHseHHtHxAAھe u{Ax t(H}wX$H1[]A\A]A^eHseHHtHxA1ɉAe ufDAWAVAUATUHSHHLoMt LIIp@+L{IILpH9HH)HK(HL`H@HD$ANDA#D$LA1LH$LHT$H$%uH@Ht)Ht$HF u%t u`LL{IFILpH99H[]A\A]A^A_ t1 TIHL@F8&uHI@8(zp8*gfAx +w RHEHt$A6ff.AWAVAUATIUSHHĀHoeHHD$x1Ht HHŋHH)IT$(HLxA%u&HD$xeH+H[]A\A]A^A_IHHt HHA*tLI\$HHLhH9tHl$ AMLd$(AJDDA#GpLL$L$XAeE1ɃvILT$H$IHLL$HD$LL$LT$AteAHD$ ,H8HtHLgPMuL'LT$LL$HH=HLLL$LT$AAA`IǁHt$ fx w>A+u)t4H<$LLT$LL$LL$LT$IǁuvAǁ@H|$L$HD$(L$HXIBHLPH9e tE1Ƀ MMfx A+HAnA`H<$LT$LL$舞LT$LL$>Ht$ fx wA+t u M!Mt-LLT$LL$LL$LT$IAA&1AFA*Aǁ@ApIxAAAAPt>M`LT$LLL$LLT$LL$?B<@LT$LL$LL$LT$AxA4M)AtA'MAGA(AƁHAIA)AJA:AA,AATAAUAtLLT$LL$IApIcI4$HtHvH1LT$LL$LL$LT$H<$LLT$LL$LL$LT$A*Ll$_A&MLT$0L{ƒʀA(EA)LEAD$_A~DD$LLDD$DD$_LL$LT$0H<$LT$LL$LL$LT$ H<$LT$LL$LL$LT$ M!MLLT$LL$LL$LT$IAD$A$xfAf H<$LT$0LL$LL$LT$0fA$x`HLLT$0LL$I<$DHHLH<$LL$LT$0At@ I$p@+ tfA$x FH<$LLT$0LL$LL$LT$0AFfA$x Ap<A$xA$zkdʁxPAD$`Ap:A$zkdʁxA$ I$pHcT$LLT$0LL$H,LLʁ+XLI<$IHLL ILLL$LT$0A$xqA+Iǁ.A0H;HtHH_PHuHHH=HHA$xfA$zkd= H$LLT$LL$HLL$HAƁAǁAƁlLL$LT$vfAx Ip8Hvr,tL+rLLLT$0LL$t$I}t$HHt$LLL$LT$0I9HtLT$LL$LT$LL$Hfx wAt ApI4$AFIHLEHtHvH1LT$LL$LT$LL$A$xAT$ ffv *I$pA HcT$H,LLʁ`+XLI9HtLT$LL$LT$LL$HA&A`uAEfxDvAA)tAA(tAȀAtALl$_pLT$0MLLL$LDD$_DD$LLDD$pADD$_LT$0LL$ AD$%xfl$E1A$mf D$ LLT$0LL$I<$IHLM L.LLL$LT$0Apu"A$xA$zkd=x AD$(4eLLT$LL$I<$4eHHH4eH L.4eLLT$LL$A$xDA`H @DD FA :AG LLT$0LL$I<$ IHL LI LLT$0LL$7A$ApALLT$LL$LT$LL$M)MLLT$0LL$LL$LT$0IAHcL|$0E1HHLT$8HD$LL$@Ld$HỈl$TDݾL)IpAfAxcH\$A,D +ALLII}DHHLpI$pwH  D$p LHD$`H  HD$hHcD$LT$0\`LL$I<$IHLMހ̐L.LLT$0LL$LϾLT$LL$LLD$_LT$LL$H<$LT$0LL$LT$0LL$AALT$8LL$@1H$L|$0I Ld$HLT$0HLL$l$TLL$H߉IHLL$LT$0% fAxIpvHcՋp,tL+pLLLT$8LL$0t$I}t$HL.t$LLT$8LL$0A$x HI$pHct$LL$0LT$8B,DL+BLƉI<$IHLL$0L%I ʹLLT$8LL$+AƁ`IuHtHvH1LT$LL$LL$LT$ f tcI$pA!|H8HtHLoPMuL/LT$LL$HH=HLLT$LL$I$pAH  D$p HD$`H  HD$hHcD$\`?I$pA I<$HtHH_PHuHLT$LL$HH=HHA$LT$LL$ I$pA \I<$HtHH_PHuHLT$0LL$HH=HHA$LT$0A$xLL$2I<$HtHH_PHuHLT$0LL$HH=HHA$LT$0LL$I$pAl$9ff.AVAUIATUSHL Mt LIA%M4$IIHXH9KDA#EtkHt_wy1҃t@pu71FLunuI<$ItHtHHM4$HCIHXH9p[]A\A]A^ t1҃ uHzHr'D%HHt*u&Ht 鹊fAWIAVAUATUSHH`H eHHD$X1Ht HHAAHAM LAŅu>A( A( ƒA. T$uFL$$1ب`uBD$A9u9HD$XeH+H`D[]A\A]A^A_L$$Ld$1HD$HD$LHH}HH@LLcPƃH}Ht$H|$HtHuHHH=wHpHtHH=wfH H|$HuH|$HAAtPLLtOHAH|$EtAuHLAŅH|HuHtHvIغ1AHNACAWAVAUATUSHHp@+H/IHHIHXH9D$IwE1HtL}MHL1LHHtILHLD$I,$HCHIHXH9tHHt݋n tE1 iL]IUD$D$H[]A\A]A^A_fD`AWAVAUATIUSHH/HHHXH9AA@E1IHAt8ADB)HHHHD!!A @udHI,$HCHHXH9Ht܋d tE1 _LSIKI?HtHfxIw!AGtAHt2H訆ZH MH[]A\A]A^A_AƇHHH$躈H$@AWAVAUATUSHH/T$HHH96IAHXH E11IMHAA@4F)HHHHD!!AA!@utt$tZIEHtHfxAGvLHD$蜡HD$AuA@HI,$HCHHXH9H[]A\A]A^A_ tE1 LIAG8MEMt LIAtsAFeAWA84H)HHHD!H$IEHtHLD$LD$1LLD$HD$蓄H|$@LD$@AxIIt[]A\A]A^A_ tE1 IL=I5 8tyA$LLeH}HtHH_PHuHHH=HHwff.fAVAUIATAUSH/HHŨH9tXHX HCHXH9tEHt狃wH1wxHLHpt7HA[L]AA\A]A^ t21 uH몀t uH[]A\A]A^HLxᐐUHIE1SHHHH(HHH[IE1$]HfATUSH/HHt HHŋL t []A\IE1HL$HHp@+uEt%HL[I]E1$HA\fx vff.@SHt &t[*[SHt*[fAUATIUSL HMt LIHL*DWE=I$ HHfxI$ H!HHxLHfg*utH}HHHBH91A|txLH HPHBH9u@LHxHH!Ј:[]A\A]L &u *fAxDTU9A/A)A9IuHtHv1H*tƃ*ƃ%ƃ(f&I$ Hd%xftJLHkdz= *dA$ &ƃ%IuHtHvH1I$ H%xA 1;H}HtHLoPMuL/HH=HL-SHHH8HtH1t#*t WRЀ)[&tTfxwˀUw <v PSR2/Panel Replay not enabled, Unable to use long enough wake times PSR2/Panel Replay not enabled, too short vblank time drivers/gpu/drm/i915/display/intel_psr.cdrm_WARN_ON(idle_frames > 0xf) %s VSC SDP uncorrectable error [drm] *ERROR* Timed out waiting PSR idle state drm_WARN_ON(transcoder_has_psr2(display, cpu_transcoder) && intel_de_read(display, ((const i915_reg_t){ .reg = (((display)->info.__device_info)->trans_offsets[(cpu_transcoder)] - ((display)->info.__device_info)->trans_offsets[TRANSCODER_A] + (((display)->info.__device_info)->mmio_offset) + (0x60900)) })) & ((u32)(((int)sizeof(struct {_Static_assert(!(__builtin_choose_expr((sizeof(int) == sizeof(*(8 ? ((void *)((long)((31) >= (sizeof(u32) * 8)) * 0l)) : (int *)8))), (31) >= (sizeof(u32) * 8), false)), "const_true((31) >= BITS_PER_TYPE(u32))" " is true");})) + ((((1ULL))) << (31)))))drm_WARN_ON(intel_de_read(display, psr_ctl_reg(display, cpu_transcoder)) & ((u32)(((int)sizeof(struct {_Static_assert(!(__builtin_choose_expr((sizeof(int) == sizeof(*(8 ? ((void *)((long)((31) >= (sizeof(u32) * 8)) * 0l)) : (int *)8))), (31) >= (sizeof(u32) * 8), false)), "const_true((31) >= BITS_PER_TYPE(u32))" " is true");})) + ((((1ULL))) << (31)))))drm_WARN_ON(intel_dp->psr.active)drm_WARN_ON(!intel_dp->psr.enabled)drm_WARN_ON(((&((display))->info.__runtime_info)->step) == STEP_NONE)drm_WARN_ON(((&(display)->info.__runtime_info)->step) == STEP_NONE)drm_WARN_ON(!(tmp & ((u32)(((int)sizeof(struct {_Static_assert(!(__builtin_choose_expr((sizeof(int) == sizeof(*(8 ? ((void *)((long)((31) >= (sizeof(u32) * 8)) * 0l)) : (int *)8))), (31) >= (sizeof(u32) * 8), false)), "const_true((31) >= BITS_PER_TYPE(u32))" " is true");})) + ((((1ULL))) << (31)))))), Panel Replay Selective Update = %s, Panel Replay DSC support = %sSource PSR/PanelReplay ctl: %s [0x%08x] Source PSR/PanelReplay status: %s [0x%08x] Busy frontbuffer bits: 0x%08x Last attempted entry at: %lld drm_WARN_ON(val & ((u32)(((int)sizeof(struct {_Static_assert(!(__builtin_choose_expr((sizeof(int) == sizeof(*(8 ? ((void *)((long)((31) >= (sizeof(u32) * 8)) * 0l)) : (int *)8))), (31) >= (sizeof(u32) * 8), false)), "const_true((31) >= BITS_PER_TYPE(u32))" " is true");})) + ((((1ULL))) << (31)))))drm_WARN_ON(!(val & ((u32)(((int)sizeof(struct {_Static_assert(!(__builtin_choose_expr((sizeof(int) == sizeof(*(8 ? ((void *)((long)((31) >= (sizeof(u32) * 8)) * 0l)) : (int *)8))), (31) >= (sizeof(u32) * 8), false)), "const_true((31) >= BITS_PER_TYPE(u32))" " is true");})) + ((((1ULL))) << (31))))))[drm] *ERROR* Timed out waiting for PSR Idle for re-enable [transcoder %s] PSR entry attempt in 2 vblanks [transcoder %s] PSR exit completed [drm] [transcoder %s] PSR aux error eDP panel supports PSR version %x PSR support not currently available for this panel Panel lacks power state control, PSR cannot be enabled Unable to get sink synchronization latency, assuming 8 frames Panel doesn't support AUX-less ALPM, eDP Panel Replay not possible Panel doesn't support early transport, eDP Panel Replay not possible Panel replay %sis supported by panel (in DSC mode: %s) Unable to read selective update x granularity Unable to read selective update y granularity PSR sink implementation is not reliable PSR condition failed: Interlaced mode enabled Panel Replay disabled by flag Panel Replay not enabled because it would inhibit pipe CRC calculation Panel Replay not enabled because it's not supported with DSC Panel Replay is not supported with 128b/132b Panel Replay is not supported with HDCP PSR condition failed: Invalid PSR setup time (0x%02x) PSR condition failed: PSR setup time (%d us) too long PSR condition failed: PSR setup timing not met PSR2 sel fetch not enabled, disabled by parameter Selective update not enabled, selective fetch not valid and no HW tracking available Selective update disabled by flag PSR2 is defeatured for this platform PSR2 not completely functional in this stepping PSR2 not supported in transcoder %s PSR2 cannot be enabled since DSC is enabled PSR2 not enabled, pipe bpp %d > max supported %d PSR2 not enabled, not compatible with HW stepping + VRR PSR2 not enabled, resolution %dx%d > max supported %dx%d Selective update not enabled, SDP indication do not fit in hblank Selective update with Panel Replay not enabled because it's not supported with DSC Selective update not enabled because it would inhibit pipe CRC calculation Selective update not enabled, SU granularity not compatible drm_WARN_ON(!((intel_dp)->psr.sink_support && (intel_dp)->psr.source_support) && !((intel_dp)->psr.sink_panel_replay_support && (intel_dp)->psr.source_panel_replay_support))[drm] Unbalanced PSR pause/resume! [drm] Selective fetch area calculation failed in pipe %c drm_WARN_ON(crtc_state->psr2_su_area.y1 % 4 || crtc_state->psr2_su_area.y2 % 4)drm_WARN_ON(intel_dsc_enabled_on_link(crtc_state) && crtc_state->panel_replay_dsc_support == INTEL_DP_PANEL_REPLAY_DSC_NOT_SUPPORTED)drm_WARN_ON(psr->enabled && !crtc_state->active_planes)drm_WARN_ON(intel_dp->psr.enabled)PSR interruption error set, not enabling PSR [drm] *ERROR* PSR wait timed out, atomic update may fail PSR condition failed: Port not supported [drm] *ERROR* Error reading PSR status or error status PSR sink internal error, disabling PSR PSR RFB storage error, disabling PSR PSR VSC SDP uncorrectable error, disabling PSR PSR Link CRC error, disabling PSR [drm] *ERROR* PSR_ERROR_STATUS unhandled errors %x [drm] *ERROR* Error reading DP_PSR_ESI Sink PSR capability changed, disabling PSR Adjusting PSR/PR mode: vblank too short for wake lines = %d PSR disabled to workaround PSR FSM hang issue transition to active, capture and displayactive, capture and display on sink device timingstransition to inactive, capture and display, timing re-sync%s %s: [drm] %s%llu PANEL-REPLAYunknownPSRPSR/Panel-Replay Unsupported Sink %s status: 0x%x [%s] Sink %s error status: 0x%x: %s RFB storage error %s Link CRC error yesnon/adisabled enabledPanel Replay Selective UpdatePanel ReplayPSR2PSR1 (Early Transport)enabledSink support: PSR = %s [0x%02x], Panel Replay = %sMissing case (%s == %ld) dsc_support PSR mode: %s%s%s %s PSR sink not reliable: %s PSR2_CTL: 0x%08x Performance counter: %u Last exit at: %lld Frame: PSR2 SU blocks: %d %d PSR2 selective fetch: %s 21Disabling Panel Replay Disabling PSR%s PSR exit events: 0x%x PSR2 watchdog timer expired PSR2 disabled SU dirty FIFO underrun SU CRC FIFO underrun Graphics reset PCH interrupt Memory up Front buffer modification PSR watchdog timer expired PIPE registers updated Register updated HDCP enabled KVMR session enabled VBI enabled LPSP mode exited PSR disabled not full frame onlynot supportedselective updateselective_update PSR2 %ssupported PSR disabled by flag PSR disabled due to joiner PSR setup entry frames %d PSR setup timing not metPSR2 not supported by phy All planes inactiveWorkaround #1136 for skl, bxtEnabling Panel Replay Enabling PSR%s Invalid debug mask %llx Setting PSR debug to %llx i915_edp_psr_debugi915_edp_psr_statusi915_psr_sink_statusi915_psr_statusABCDEDPDSI ADSI Cinactiveactive, display from RFBreservedsink internal errorIDLESRDONACKSRDENTBUFOFFBUFONAUXACKSRDOFFACKSRDENT_ONCAPTURECAPTURE_FSSLEEPBUFON_FWML_UPSU_STANDBYFAST_SLEEPDEEP_SLEEPBUF_ONTG_ON  s    G .  k           A <   :      a 5 " ) l |   i915.import_ns=PWMi915_reg_rwGCC: (Debian 12.2.0-14+deb12u1) 12.2.0GNU -? W uj3&[p@*.4E`@S v  q P v k&` L` 9\vo@T @J@X&`+02  8 &80Ha{`L |(08 @<HlPX`h,p\xL| <l, \     L d   (  0) 0 5 : T@ Q d u        % 1 B X c l v          K V c       !6I 2_`5|5-; @h,`A E[tPNpP PQR-RyQ`Tv'`UI VnX dz$f?h4[m|~7`~o&?Vo(AXo 1FWXPkjЌyp W-FPf/{P "6GYm~intel_psr.cpsr_get_status_and_error_statusalpm_config_validpsr_compute_idle_framesis_dc5_dc6_blockedi915_edp_psr_status_openi915_edp_psr_status_showi915_psr_status_openi915_psr_status_showi915_psr_sink_status_openi915_psr_sink_status_showi915_edp_psr_debug_fops_openi915_edp_psr_debug_seti915_edp_psr_debug_getsink_status.0_psr2_ready_for_pipe_update_lockedintel_psr_wait_exit_locked_psr1_ready_for_pipe_update_lockedintel_psr_force_updatepsr2_program_idle_framesintel_psr_apply_underrun_on_idle_wa_lockedtgl_dc3co_disable_workintel_psr_configure_full_frame_updatepsr_irq_controlwm_optimization_waintel_psr_activatemap.5intel_psr_statusCSWTCH.334live_status.1live_status.2intel_psr_exitintel_psr_disable_lockedintel_psr_workpsr_dc5_dc6_wa_workCSWTCH.257__print_once.11aux_msg.4i915_edp_psr_debug_fopsi915_edp_psr_status_fopsi915_psr_sink_status_fopsi915_psr_status_fops__UNIQUE_ID_addressable___SCK__WARN_trap_747.6__UNIQUE_ID_addressable___SCK__WARN_trap_746.7__UNIQUE_ID_addressable___SCK__WARN_trap_745.8__UNIQUE_ID_addressable___SCK__WARN_trap_743.9__UNIQUE_ID_addressable___SCK__WARN_trap_742.10__UNIQUE_ID_addressable___SCK__WARN_trap_741.12__UNIQUE_ID_addressable___SCK__WARN_trap_740.13__UNIQUE_ID_addressable___SCK__WARN_trap_739.14__UNIQUE_ID_addressable___SCK__WARN_trap_738.15__UNIQUE_ID_addressable___SCK__WARN_trap_737.16__UNIQUE_ID_addressable___SCK__WARN_trap_736.17__UNIQUE_ID_addressable___SCK__WARN_trap_735.18__UNIQUE_ID_addressable___SCK__WARN_trap_734.19__UNIQUE_ID_addressable___SCK__WARN_trap_733.20__UNIQUE_ID_addressable___SCK__WARN_trap_732.21__UNIQUE_ID_addressable___SCK__WARN_trap_731.22__UNIQUE_ID_addressable___SCK__WARN_trap_730.23__UNIQUE_ID_addressable___SCK__WARN_trap_729.24__UNIQUE_ID_addressable___SCK__WARN_trap_728.25__UNIQUE_ID_addressable___SCK__WARN_trap_727.26__UNIQUE_ID_addressable___SCK__WARN_trap_726.27__UNIQUE_ID_addressable___SCK__WARN_trap_725.28__UNIQUE_ID_addressable___SCK__WARN_trap_724.29__UNIQUE_ID_addressable___SCK__WARN_trap_723.30__UNIQUE_ID_addressable___SCK__WARN_trap_717.31__UNIQUE_ID_addressable___SCK__WARN_trap_716.32__UNIQUE_ID_addressable___SCK__WARN_trap_715.33__UNIQUE_ID_addressable___SCK__WARN_trap_714.34__UNIQUE_ID_addressable___SCK__WARN_trap_713.35__UNIQUE_ID_addressable___SCK__WARN_trap_712.36__UNIQUE_ID_addressable___SCK__WARN_trap_711.37__UNIQUE_ID_addressable___SCK__WARN_trap_710.38__UNIQUE_ID_addressable___SCK__WARN_trap_707.39__UNIQUE_ID_addressable___SCK__WARN_trap_705.40__UNIQUE_ID_addressable___SCK__WARN_trap_697.41__UNIQUE_ID_addressable___SCK__WARN_trap_696.42__UNIQUE_ID_modinfo_575__UNIQUE_ID_addressable___SCK__WARN_trap_556.43__UNIQUE_ID_addressable___SCK__tp_func_i915_reg_rw_555.44__trace_check_i915_reg_rw.45__UNIQUE_ID_addressable___SCK__preempt_schedule_notrace_52.46.LC158.LC2.LC3.LC40drm_dp_dpcd_read__x86_return_thunk__drm_to_displayintel_alpm_compute_params__drm_dev_dbgintel_vrr_possibledev_driver_string__SCT__WARN_trapintel_display_power_get_current_dc_stateintel_crtc_for_pipedrm_crtc_vblank_crtcsingle_opensimple_attr_open__ref_stack_chk_guardseq_printfseq_putcseq_write__stack_chk_failintel_dsb_pollintel_dmc_wl_getto_intel_uncore__intel_wait_for_registerintel_dmc_wl_putintel_dp_is_edp_dev_err__x86_indirect_thunk_raxintel_dmc_start_pkgc_exit_at_start_of_undelayed_vblankmutex_lockmutex_unlockintel_display_power_set_target_dc_stateintel_dp_source_supports_tps3intel_display_rpm_getintel_display_rpm_putcancel_delayed_workdrm_dp_dpcd_writeintel_snps_phy_update_psr_power_stateintel_dmc_block_pkgcintel_alpm_disableintel_encoder_can_psrintel_psr_needs_aux_io_powerintel_psr_irq_handlerktime_get_dev_warnqueue_work_onintel_psr_init_dpcdintel_alpm_aux_less_wake_supportedintel_alpm_aux_wake_supportedintel_psr_panel_replay_enable_sinkintel_psr_compute_configdrm_dp_psr_setup_timeintel_usecs_to_scanlinesintel_dsc_enabled_on_linkintel_dp_is_uhbrintel_psr_get_configintel_hdmi_infoframe_enableintel_psr_disablecancel_work_synccancel_delayed_work_syncintel_psr_pauseintel_psr_resumeintel_psr_needs_vblank_notificationintel_psr_trigger_frame_change_eventintel_pre_commit_crtc_stateintel_dsb_reg_write__tracepoint_i915_reg_rwcpu_number__cpu_online_mask__preempt_count__SCT__tp_func_i915_reg_rw__SCT__preempt_schedule_notraceintel_psr_min_set_context_latencyintel_psr2_program_trans_man_trk_ctlintel_psr2_sel_fetch_updatedrm_atomic_add_affected_planesdrm_rect_intersect_dev_infodrm_atomic_get_plane_statedrm_atomic_helper_damage_mergedintel_psr2_panic_force_full_updateintel_psr_pre_plane_updateintel_psr_post_plane_updatedrm_mode_vrefresh__usecs_to_jiffiesintel_alpm_enable_sinkintel_alpm_configure__x86_indirect_thunk_r11intel_dp_aux_packintel_psr_wait_for_idle_lockedintel_psr_wait_for_idle_dsbintel_psr_debug_setmutex_lock_interruptibledrm_atomic_state_allocdrm_modeset_acquire_initdrm_connector_list_iter_begindrm_connector_list_iter_nextdrm_atomic_get_connector_statedrm_atomic_get_crtc_statedrm_connector_list_iter_enddrm_atomic_commitdrm_modeset_drop_locksdrm_modeset_acquire_finirefcount_warn_saturatedrm_atomic_state_cleardrm_modeset_backoff__drm_atomic_state_freeintel_psr_invalidateintel_psr_flushmod_delayed_work_onintel_psr_initdelayed_work_timer_fntimer_init_keymutex_init_genericintel_psr_short_pulseintel_alpm_get_errorintel_psr_enabledintel_psr_link_okintel_psr_lockintel_psr_unlockintel_psr_notify_dc5_dc6system_percpu_wqintel_psr_dc5_dc6_wa_initintel_psr_notify_pipe_changeintel_psr_notify_vblank_enable_disableintel_psr_debugfs_registerdebugfs_create_file_fullintel_psr_connector_debugfs_addintel_psr_needs_alpmintel_psr_needs_alpm_aux_lessintel_psr_compute_config_lateintel_crtc_vblank_lengthintel_calc_active_pipesintel_psr_min_guardbandseq_lseekseq_readsingle_releasegeneric_file_llseeksimple_attr_readsimple_attr_writesimple_attr_release__SCK__WARN_trap__SCK__tp_func_i915_reg_rw__SCK__preempt_schedule_notraceD_m_ab c?ajad Hcae f7aBgTh_i 3 & pG N U 4l  0`" +) #4 M<mO _ +f #q hymn  + # m  + #  m* : +A #L Tmal /o o p9aqrstuavnrvstu  a[ q r s t u% aP rY sq x a r s x* xe a z a* |w a r s x r' s| a a a\res~xxaala)r1sMxmxzlrs x"paarsx u^aarsx$ujrssxursxuaLa} r)sCxdxouyavRr[suxursxxurs7xVxaursxue  (f 0@ 0@rsxu+e5< Dfgeq,x fe< feL xfe\ xf*e4l; 0Cflev|} 0fla   m6 G Q @Zmr wm 0 m zm~z   / 9 @ |Im\ dmrsxu  ! 8) mJ a\ v r s x u 0 h m! !mG!rP!sg!xu!u! !m"r"s4"xB"up" {"o" "m" " "  "m#  # # #m"#{.#;#ld# x# # # #m## n#f# # 6#m# #m# $ t$r|$s$x$u$ #$ 0$ $m$ $m%r!%s8%xF%uN%vY% s%v% %m%r%s%x%u%p&a'r's4'xW'xb'u'e''  'f'r's'x'x(uu(r}(s(x(u(e(( (fH)rP)sf)xs)u)e)) )f))a)|'*r/*sI*xk*xv*u*e**  *f*y+e&+-+ 05+fz+l+a+ )+ '+ C+c1,vi,,l, +,c -vE--r-s-x-x-u7.r@.sZ.xu.x.u...r.s/x!/x./uO/r/e|// 0/f/e// 0/f/p'0l30zY0l0a0v0-1{81rA1s_1tm1u{1z1 8 1w1z1p03zS3{w3-445a55a6 T26 x >6cO6a6 T6  6c6a7 T%7  *7B7a7r7s7x7x7u"8 0 ?8 0 \8 0 8r8s8x8x8u9 ^9c;9 uG9cv9 9c9 9c9 9c9 9c: &:cC: O:cl: x:c: 9:c: R:c: e:c; t;c*; 6;cP; \;c; ;c; ;c;l<a <_E<  O<cz< X <c<a<_<v= -= := A= _= ` k=c=l=a>_">  .>c\>_{>  >c>_?a"?_@?  L?c? ? ?c??  ?c@  @c\@ m@ t@ @  @c@@ @p@lAl=ADApAaA AvB )3B  fBaBaBaBC^C EjCcCaCaE p EcDE ( ^EaE x EcE X EcE Ec6F BFcFaGaGG pGcH `'Hc3H `GH SHc{HHvH0Ia]I iIcI (IcIafJa{JvJ 8JcJ  JcK yKc=K IKcbK nKcK TK 0 K KcK LcL 0*LcSL _LcLeL L xLfHM @TMcmM yMcM McMeMM xMf"N .NctNaNz'OOrOsOxOuPrPs1Px@PuPaPeP,P XPfQzQ{%QQzQ{QRaQRzR RRaQSvTe$T<+T 03TfwTTaTsTU UU45UjlEj HMjfj j j{kaflpll:mapm mcm n@n]nvnvnaov;orDos]oxgouprpspxpxpuq EqeOq|Vq ^qfqrr%rs=rxKrulrar )r 'r rcvsa t0ttrtstxttuRur[uswuxuuuvrvs4vxTvxavuvva w 08~`2````5`Bc`j` `3```M`qz`A{Ȏ``D`|{3`.`;`j```p (080@`HPX` h p@ x P P 0&p&P+/2234P55;@PA@N`P @Q(Q0R8PT@PUHVPXXd`pfhhp|x~P~ЀІЋ@`В@@p\]\] 9$\(]0u4\8]@D\H]PT\X]`d\h]p8t\x]z\]#^]'\](\])\]*\]*+\]/\]/\]L\] M$\(]0P4\8]@(TD\H]P_T\X]`dd\h]pBjt\x]Sq\]z\]{\]|\]||\]\]\]\]\] 0 @(P0`8p@HPX`hpx 0@))) P`)0)@p (TT 7WX yW$aX( 0We4e8 @eDfH , m(o0q8s@uHyP`h(pxX #)4 ?(J0Qpx@(8 (08@HPX`hpx (0.symtab.strtab.shstrtab.rela.text.data.bss.rela__patchable_function_entries.rodata.str1.8.rodata.str1.1.rela__bug_table.rela.discard.annotate_data.rela__jump_table.rela.smp_locks.rela.rodata.rela.discard.addressable.data..read_mostly.modinfo__tracepoint_check.rodata.cst2.comment.note.GNU-stack.note.gnu.property @4@hg&t,t6x 1@8Y`S2b2dWvq@_H  ˺0@h P@plh P@m` @m08@shi #0(,< 8_ vO