ELF> @@+*=t 1 ATUSHHH4$IHH$HMIHH1 H[]A\ATUHSHHtLHG HHt:H9Cu}t HcHrHS81[]A\IHHuMHHH1 1[]A\DAUATL$7USL9HIL9SHHf/I9,A}aUu3fwIDHIt0Ht[]A\A]fw#fHUHuHUftafuuHUyHHL961[]A\A]A}`HdUHuHUuHUUHuHU1HHH1Tff.@S1H1HeH%(HD$1HH$uH<$_%HD$eH+%(u H[@ATAUSH0HL`HH+IH@HkT@ LHH C%LE1HHHLCPH3 CPF1H HH HHu.1 H H Hi'H)H9rHHt[HH]A\HH7ff.U1HHSH1u[]H]@[]f ff.fSHXH~ACdILCrǹ!1HÅu[H[HAWLcHAVAUI1ATI̹ USHHxeH%(HD$p1Hl$HHDHHc1u'HT$peH+%(Hx[]A\A]A^A_HE1L1HHHtT8uGE1 HHLHJcLlLd8sH{H߉D$D$nH\ATUSH eH%(HD$1HD$u%1HD$eH+%(`H[]A\1ҹHHH\$HtH@Hl$HHD$+ÅHL$HHÅD$|1HHo1HHAąu31HHAątE1HH1HHDk1HHUH1HH.Åu1HH1ɉÅu{HH1HHÅy 1nHD$E1E1PHH޿ZuDH\$$HH{!H gHf.AWAVLvTAULATIUSH II$X4u#LLH []A\A]A^A_HHtID$H%?HD$D$E11E1D$D$ I$DT$T$HLLT$tyT$|$ A x HcH<t$IWRHMfHIEAA_AXAD$LHcHH9¸CIHHH|$I $‰HHHp H)Al$L$I $HL I$L$ L8Iww HcH<AAAfAA|$D$HWHRAWHT$ HEHD$J~6HA/vJЃ`HcH<pI$P4~HcɉA4AfAI0AMHAYZHgHHfHH=Ht1B H?Htf9G4uHJH9OuHt ff.HH=Ht]B H?HtKf9G4uHrH9wuHt6G6u)HG(Ht HcW0~HHHHuHH9u11ff.HGH:uATIUSHHuxHtsH@8HH@H@8HuHcźHHH H@  HHu =u 1*1HLaHHCHfifAMt [H]A\Hu HX8HtHCHcH@HȈPS8PS8PHCHxuAHC뭸& HHH5HH@HCHfifAmHH1ff.fH9s{ATIUHSH#<t*<v HCHL9sHw҃ECHL9rHcEtHHHf9C4uHOH9KuHt)HCHHBHH"HCH1[1f9OuJAVAUATUHHSHH9s"L/ILM}A<v HH9r1H[]A\A]A^LGDUIE;T$uMAD$A9uBEEXHUO[ID$O\DpD8ruHHL9tiD0D82tAvAD$HH@LPA9WU:PJM:H=DHDL$MDL$uI$xIufxFuyE~McIIHHt#HI9u H[]A\A]A^I$IH@CI$@8C HI$xItHHuHHff.UHSHHt9C6u'HsK4HDK0LC(VHHuHHuHx []yu[]fDUSHHt 1[]H8,HHtHHtlH5HtK}f9~4u5HcV0~-HF(HH HHtHUHH9tWHH9uH6HuH1HHHtH[]HHH1f9wt~HcSHHHHtHHH9tHH9u1[HH[f.UHSHHtFC6tHCPHEH;t+HcC0HHt*HVHr8HuHHu1H[]H{(HH 8HHHt Hz`t(HH9uHFHp8HuHHbHH9uH[]AWAVAUATUSHxH0Ht$@eH%(HD$p1HD$PHD$XHD$`HD$hHAփIHH%HEHD$8AFD$HAFD$LHl$HI9k s HHHH9k rI‹CD$ DD$0HI#D$ HMII HEE1AELT$LT$@Ld$Dd$ BT%HcDHLI)‰HHHCHL@JLIJLL)I)Dr$1ɉσI9I89r$HCHcLNLFHNHD9_LT$Ld$T$0HsH|$8HHSH|$PHHHH+5H֋T$0DHD$`Ht$XHt$PH|$PHD$hHcHSH2JtHJtHrHH)AH)AArA1҉уLLD9rT$LSDDs SI<$HSH4Hы6Dt$4MH$LT$(dEAEtIЉ9D$ nA@A HHHSH$HHы6M01H<$AF%ID$@Ń<8IDx4ApcI|$IHI0EHPA[A@"A HJHHЃ<w H4H1ɋD$AF%I0HHBHHHЃ<w H4HeH_eHHt HxHt$L\$ L$L\$ L$e IH耋D,IEA)A)IT$HH I@HL$p4HHL$T$It$IcH8uADAEA)D9uHID$H<$<8MLT$(Dt$4HSI P4HaHHHT$H0HT$HHHT$ H HL$HT$ HL$HHHT$ HL$HT$ HL$zLHtHx`uH8 MLT$(Dt$4HSMLT$(Dt$41t$ )HEt,2)HKHA9sHcSHK4HЅu(sC )HcЉCu9uLH{HD$peH+%(Hx[]A\A]A^A_14MLT$(Dt$4Hʽ1벋|$0MHcºIuLT$(MDt$4HcHHH1H0H|1H|0HpHH)H)r1ǃL9L>9rL$I$P4HHSL${H5H(1ɺeH%(HD$ 1HH$HD$HD$HD$HD$ eH+%(u H(I9H0HH(eH%(HD$ 1L H HD$HD$H HHD$H ѺHH $1HD$ eH+%(u H(fDIH(HI8eH%(HD$ 1IQ?HHHD$HD$HH0H H0H|$1Ƀ@LL H HH кHH$HD$ eH+%(u H(f.H(eH %(HL$ 1ɋOPH$HD$HD$HD$xHD$ eH+%(H(LHEtAI AIIIL HHHL$HD$f HD$HcHCH HH HfH H4H 1H кHH$Hff.fH(HeH %(HL$ 1H$HD$HD$HD$MH HH It~IIAMIIH IIHHukEɃ?HH6IH$I I LL$1ɺHHD$ eH+%(u3H(H&H$ΐ 1Hɐ IL!fDATUSH(eH%(HD$ 1GP\$HHD$HD$HD$x!HD$ eH+%(H([]A\HIHMHH AH!HH HfH L H4H ȉH HH$HHLuOu%LH%1ɺHHHD$N4H)ك HL HH%HHtLHHH H(eH%(HD$ 1H HHD$H HHD$HH $1HD$HD$ eH+%(u H(1G uAUIATIUHoTSHHHHHHHH耋LH L 9u6HH 9t1 H H Hi'H)H9rʋCPH;%CPG1H HH HHt.1 H H Hi'H)H9rHHu[H]A\A]HG AUATUSH0Ht 1[]A\A]H=( H0IHhLk  I+AeD1DHHHD(HH:IH<HEL'H:H<H+-HH H-Il$ H=ID$HtA$H(LcTLHH1HH+E[L]A\8νkff.ATUSHGHXG;Cdt=;Cht?;CluA(LcTLHHƸHH+E[L]A\8˽AWAVAUATIUSHHtH@HX;kdt];khtk;kluy4A0A,L{TLL3HAD$AA$L+AEAD$H+E[L]A\A]A^A_DA@A<뫽AAff.Gdt1 fAUATUSHHthILc HHtPHk8EduJB(9uHu2}dHHEP4HEP4HHu[1]A\A]HsH[]A\A]ff.@G t#SH0HtH{1[[ff.Rf15  ؛Lˁ]GPL4DMAR: [Firmware Bug]: Your BIOS is broken; ANDD object name is not NUL-terminated BIOS vendor: %s; Ver: %s; Product Version: %s 6DMAR: ANDD device: %x name: %s 4DMAR: [Firmware Bug]: Your BIOS is broken; DMAR reported at address %llx%s! BIOS vendor: %s; Ver: %s; Product Version: %s 4DMAR: [Firmware Bug]: Your BIOS is broken; RHSA refers to non-existent DMAR unit at %llx BIOS vendor: %s; Ver: %s; Product Version: %s DMAR: [Firmware Bug]: Invalid 0-length structure 4DMAR: [Firmware Bug]: Record passes table end 6DMAR: DRHD base: %#016Lx flags: %#x 6DMAR: RMRR base: %#016Lx end: %#016Lx 6DMAR: RHSA base: %#016Lx proximity domain: %#x DMAR: Unknown DMAR structure type %d 4DMAR: No handler for DMAR structure type %d 4DMAR: Can't validate DRHD address: %llx DMAR hardware is malfunctioning 4DMAR: Failed to locate _DSM method. 4DMAR: [Firmware Bug]: No DRHD structures in buffer returned by _DSM method 3DMAR: DRHD: handling fault status reg %x 3DMAR: [INTR-REMAP] Request device [%02x:%02x.%d] fault index 0x%llx [fault reason 0x%02x] %s 3DMAR: [%s NO_PASID] Request device [%02x:%02x.%d] fault addr 0x%llx [fault reason 0x%02x] %s 3DMAR: [%s PASID 0x%x] Request device [%02x:%02x.%d] fault addr 0x%llx [fault reason 0x%02x] %s 6DMAR: Host address width %d 4DMAR: [Firmware Bug]: No DRHD structure found in DMAR table 4DMAR: Unsupported device scope 3DMAR: Failed to allocate seq_id 6DMAR: %s: No supported address widths. Not attempting DMA translation. 3DMAR: Cannot get a valid agaw for iommu (seq_id = %d) 3DMAR: Cannot get a valid max agaw for iommu (seq_id = %d) 6DMAR: %s: reg_base_addr %llx ver %d:%d cap %llx ecap %llx DMAR: Cannot alloc PMU for iommu (seq_id = %d) 6DMAR: [Firmware Bug]: RMRR entry for device %02x:%02x.%x is broken - applying workaround 4DMAR: Device scope type does not match for %s 3DMAR: Failed to find handle for ACPI object %s 3DMAR: Failed to get device for ACPI object %s 6DMAR: ACPI device "%s" under DMAR at %llx as %02x:%02x.%d 4DMAR: No IOMMU scope found for ANDD enumeration ID %d (%s) 6DMAR: Parse DMAR table failure. 6DMAR: No DMAR devices found 3DMAR: VT-d detected Invalidation Queue Error: Reason %llx3DMAR: VT-d detected Invalidation Time-out Error: SID %llx3DMAR: VT-d detected Invalidation Completion Error: SID %llx3DMAR: QI HEAD: %s qw0 = 0x%llx, qw1 = 0x%llx 3DMAR: QI PRIOR: %s qw0 = 0x%llx, qw1 = 0x%llx 6DMAR: Invalidation Queue Error (IQE) cleared 6DMAR: Invalidation Time-out Error (ITE) cleared 6DMAR: Invalidation Completion Error (ICE) cleared 3DMAR: Invalid input npages = %ld 4DMAR: Invalidate non-aligned address %llx, order %d 3DMAR: DRHD %Lx: failed to enable fault, interrupt, ret %d Interrupt Entry Cache InvalidationPASID-based IOTLB InvalidationPASID-based Device-TLB InvalidationDetected reserved fields in the decoded interrupt-remapped requestInterrupt index exceeded the interrupt-remapping table sizePresent field in the IRTE entry is clearError accessing interrupt-remapping table pointed by IRTA_REGDetected reserved fields in the IRTE entryBlocked a compatibility format interrupt requestBlocked an interrupt request due to source-id verification failureSM: Invalid Root Table AddressSM: TTM 0 for request with PASIDSM: TTM 0 for page group requestSM: Error attempting to access Root EntrySM: Present bit in Root Entry is clearSM: Non-zero reserved field set in Root EntrySM: Error attempting to access Context EntrySM: Present bit in Context Entry is clearSM: Non-zero reserved field set in the Context EntrySM: DTE field in Context Entry is clearSM: PASID Enable field in Context Entry is clearSM: PASID is larger than the max in Context EntrySM: PRE field in Context-Entry is clearSM: RID_PASID field error in Context-EntrySM: Error attempting to access the PASID Directory EntrySM: Present bit in Directory Entry is clearSM: Non-zero reserved field set in PASID Directory EntrySM: Error attempting to access PASID Table EntrySM: Present bit in PASID Table Entry is clearSM: Non-zero reserved field set in PASID Table EntrySM: Invalid Scalable-Mode PASID Table EntrySM: ERE field is clear in PASID Table EntrySM: SRE field is clear in PASID Table EntrySM: Error attempting to access first-level paging entrySM: Present bit in first-level paging entry is clearSM: Non-zero reserved field set in first-level paging entrySM: Error attempting to access FL-PML4 entrySM: First-level entry address beyond MGAW in Nested translationSM: Read permission error in FL-PML4 entry in Nested translationSM: Read permission error in first-level paging entry in Nested translationSM: Write permission error in first-level paging entry in Nested translationSM: Error attempting to access second-level paging entrySM: Read/Write permission error in second-level paging entrySM: Non-zero reserved field set in second-level paging entrySM: Invalid second-level page table pointerSM: A/D bit update needed in second-level entry when set up in no snoopSM: Address in first-level translation is not canonicalSM: U/S set 0 for first-level translation with user privilegeSM: No execute permission for request with PASID and ER=1SM: Address beyond the DMA hardware maxSM: Second-level entry address beyond the maxSM: No write permission for Write/AtomicOp requestSM: No read permission for Read/AtomicOp requestSM: Invalid address-interrupt addressSM: A/D bit update needed in first-level entry when set up in no snoopPresent bit in root entry is clearPresent bit in context entry is clearNext page table ptr is invalidnon-zero reserved fields in RTPnon-zero reserved fields in CTPnon-zero reserved fields in PTEPCE for translation request specifies blockingCannot alloc PMU for iommu (seq_id = %d) Unknown DMAR structure type %d [Firmware Bug]: Invalid 0-length structure ATLgUHS_LHcHH9tuLH1[]A\HHHHHH1 ff.fS1HHxeH%(HD$p1H|$@D$HD$HD$HD$HD$ HD$(HHD$HHD$0HD$8fD$hu~HHtfs$@ v{HsH{0HT$H0ÅtHD$peH+%(uTHx[D$uHHHHuH=ATUSt"HH=tHHHIH"H=HHt&HGHCHL'HoHHHuH1[]A\1AVAUATUSHeH%(HD$NHH=,HHBHj0HH9rEHŋBHH9lf}uH]HHH$HH<$IH L5MIIFPL`HI9A<$A:L$IEL$ED$AL$IVHHIcN0~#Iv(H1HHHHH9u HT$eH+%(_H[]A\A]A^AT$II9DM6IIHuI`HH~1HھHHu1HHHHHtHI`AT$I`PAD$AT$IN( ЈD I^(HHHHHHHHHff.fHHfUStO؉[]zŅx"HH=t5[]t)H؉-[]HS HxeH%(HD$p1H|$HD$HHD$h1HHu)H=HwHT$H0H0tAH=HtHHD$peH+%(HxH[ uJt11HHH$u#H<$_%tHHLH;@HHt @%16DMAR: ATSR flags: %#x 6DMAR: SATC flags: 0x%x DMAR returns all onesdrivers/iommu/intel/dmar.c3DMAR: No free IRQ vectors 3DMAR: Can't request irq UnknownDMA ReadDMA Write4DMAR: Unable to map DMAR 4DMAR: Invalid DMAR haw dmar%d3DMAR: Can't reserve memory 3DMAR: Can't map the region 3DMAR: Failed to map %s &iommu->iopf_lock%sUNKNOWNdrivers/iommu/intel/iommu.hContext-cache InvalidationIOTLB InvalidationDevice-TLB InvalidationInvalidation WaitPASID-cache InvalidationPage Group ResponseSM: Invalid Context EntrySoftwareInvalid context entryAccess beyond MGAWPTE Write access is not setPTE Read access is not setRoot table address invalidContext table ptr is invaliddmarATUHSHHt\Ht1HHtjL`HXHL!Ht?1[]A\HHt9L`HXHH}HHuH>       dmar_faultqi_desc_dev_iotlb_pasiddmar_walk_remapping_entriesalloc_iommua^QGCC: (Debian 12.2.0-14) 12.2.0GNUD _   "p 88 p84E>Y@fz0m P R0 pmh # (@p@ [8s 8  @p 8 Pz6pLeHp{   "9x$~Kio0l .=TbN\j{ 2(CNbx#  0c4?FUl|-DTj} $ 1 I Y  o  f        & 2  M c  s  L           / > G Y r     'h ' @( )  *  @+I% ,}: 0-6P.J T i @0ey 0h @1  2 @2  3B  # p3 3 * C dmar.c__initcall__kmod_dmar__722_2135_dmar_free_unused_resources7dmar_free_unused_resources__export_symbol_dmar_platform_optindmar_parse_one_anddwarn_invalid_dmar__already_done.10dmar_parse_one_rhsadmar_walk_remapping_entries__UNIQUE_ID_ddebug678.11__UNIQUE_ID_ddebug676.12dmar_validate_one_drhd__dmar_enable_qidmar_get_dsm_handledmar_hp_guiddmar_msi_reg.part.0dmar_set_interrupt.part.0dmar_walk_dsm_resourceres_type.0dmar_device_hotplugdmar_parse_one_drhddmar_hp_add_drhddmar_hp_remove_drhddmar_hp_release_drhd__func__.1rs.2dma_remap_fault_reasonsdma_remap_sm_fault_reasonsirq_remap_fault_reasonsparse_dmar_tabledmar_alloc_pci_notify_infodmar_dev_scope_statusdmar_pci_notify_info_bufdmar_seq_ids__key.7__UNIQUE_ID_ddebug694.9dmar_free_drhddmar_pci_bus_nbdmar_pci_bus_add_dev.isra.0dmar_pci_bus_notifierdmar_table_initialized.8CSWTCH.176__func__.3_rs.4__func__.5__func__.6__UNIQUE_ID___addressable_dmar_platform_optin730__UNIQUE_ID___addressable_dmar_free_unused_resources723__UNIQUE_ID___addressable___SCK__tp_func_qi_submit579.13__UNIQUE_ID___addressable___SCK__preempt_schedule_notrace53.14.LC30.LC18.LC66strnlen_printk__x86_return_thunkdmi_get_system_infoadd_taintdmar_drhd_unitspxm_to_nodenode_states__x86_indirect_thunk_rax__dynamic_pr_debugacpi_get_tableacpi_put_table__stack_chk_failearly_ioremapearly_iounmappage_offset_base_raw_spin_lock_irqsavetsc_khz_raw_spin_unlock_irqrestorepanicphys_baseacpi_check_dsmdmar_alloc_hwirqdmar_faultrequest_threaded_irqacpi_evaluate_dsmkfreeintel_iommu_enableddmar_global_lockdown_writedmar_parse_one_atsrdmar_release_one_atsrup_writedmar_check_one_atsracpi_walk_namespace___ratelimitdmar_tbldmar_parse_one_rmrrdmar_parse_one_satcdmar_iommu_hotplug__kmalloc_noprofdmar_alloc_dev_scopedmar_free_dev_scopeput_devicememcpykmalloc_caches__kmalloc_cache_noprofida_alloc_rangesnprintfiomem_resource__request_region__release_region__mutex_initalloc_iommu_pmuintel_iommu_smida_freeiommu_calculate_agawiommu_calculate_max_sagawintel_iommu_groupsiommu_device_sysfs_addintel_iommu_opsiommu_device_registeriommu_pmu_registeriommu_device_sysfs_removefree_iommu_pmufree_irqdmar_free_hwirqvmemmap_basenode_datamod_node_page_state__free_pagesiommu_pmu_unregisteriommu_device_unregisterpci_bus_typebus_unregister_notifiersynchronize_rcudmar_insert_dev_scopedmar_iommu_notify_scope_devdmar_remove_dev_scopedmar_find_matched_drhd_unit__rcu_read_lock__rcu_read_unlockdmar_dev_scope_initacpi_get_handleacpi_fetch_acpi_devpci_get_devicepci_dev_putdmar_register_bus_notifierbus_register_notifierdmar_table_initdetect_intel_iommuno_iommuiommu_detecteddmar_disabledpci_request_acsintel_iommu_initx86_initintel_iommu_shutdownx86_platformqi_submit_sync__tracepoint_qi_submit_raw_spin_unlock_raw_spin_lockpcpu_hot__cpu_online_mask__SCT__tp_func_qi_submit__SCT__preempt_schedule_notracedevice_rbtree_findpci_device_is_presentqi_global_iecqi_flush_contextqi_flush_iotlbqi_flush_dev_iotlbqi_flush_piotlbqi_flush_dev_iotlb_pasidqi_flush_pasid_cachedmar_disable_qinuma_node__alloc_pages_noprofdmar_msi_unmaskdmar_msi_maskdmar_msi_writeirq_get_irq_datadmar_set_interruptenable_drhd_fault_handling__per_cpu_offsetdmar_reenable_qidmar_ir_supportdmar_device_adddmar_device_remove__SCK__tp_func_qi_submit__SCK__preempt_schedule_notrace:7:ADND[Do wBF F FGH DD'D; 0@BLEI XB5 :BJ Q 98VJ~ B B B 0B B  9pJ: 3`KwLMRSTT HVW @XAY_ Zd[y ~B fB @XE @J\s 4P]]M^, @4XM _R`l    a   0 1 bJ p^ _ccq d 0  b p  e$  = B B^ ph Br M S U 4h  fX U 4@  x  B S 4h  f 4@    B ' 4 O 4s x B  B   F F F: FA FS FKkY{bxs  kS   Bfnw]F F F-kVolpDq pr (s? tOueNO tv tu5N  L w= EB~xy^F FF F#F.F> CBO]c nB} tv 2B pz]m]{| B % 9*J9 >BS @[Bz ^ }~ O tv 9O 88 CBd]^7RJh m ]]O tv pz]m!)8@VWxF F F 0B BF F( F2E|Q| _`F F F4 _9c@  J]bjnrn!F( Fn Fw  FSUS !R""" a" 4"  "B" a-# 44#  9#BE#M#Z#a#4}###$ X $B$  $B$  $B$ @ $B%  %B,%9% G% &U& ( &B'W 'Mf''M(&(M((M))M*+  +B&+M+,], 4d,  i,fy,  ~,B,M,-MX-S-T-T7. H<.V.p,.q... // /&/5/RQ/pLV/q/R// // //0]&0Wo0S0ST11SM2FT2 F]2 l2 F2 2Z2 F2 ( 2B)3!EECWCClCCUCCrCC3CC C j C j C CC_CkC CCC]CBCGC`C=CVCC%CVCCCCCC;&C'C!(C(C_)C*C+C-C=-C0.Uz.C0C0U1U1U2C2C2C93CC3CN3CPpFF__ @0AC HB]DjDwD BE g  h a  ( 31 i==GKRgk @pBl `B Bg BM^${2F8 FA PH MT _m`tF~ F F _c|F F#g)xF F 8BNx F xBg   $]cqg|| Bg| BgM P (OFU F]v }B B  _` g  3Kg:lEgOLVgy _ 3KL   BM'gSCCCC|C=CjCCc8C?C `  (08@H PX` h p x  p  ``    ''0( ((*00+8,@ -H@.P00X0`01h2p02x3 `33G9b9 $(9*0 4B#8 /NDO`PzQ 8 9 B[CR J I++> >S >$K(>0 J4><+@>H+L?  U  M + +U M ++h ( 08 @  `    8  ( 0 8@HPX` h pHxx 8p (@0p8@HPX`hpxP (0P8@HPHX`h(phx X0h @$HP8X-`ChVprx`@ 4K8@4HKP@px4K`.symtab.strtab.shstrtab.rela.text.rela.data.bss.rela.initcall7.init.rela.export_symbol.rodata.str1.8.rela.init.text.rela__patchable_function_entries.rodata.str1.1.rela__jump_table.rela.ref.text.rela.discard.instr_begin.rela__bug_table.rela.discard.reachable.rela.discard.instr_end.rela.rodata.rela.discard.addressable.rela__dyndbg.data..once.init.data.rodata.cst2.comment.note.GNU-stack.note.gnu.property @3@Ё)(+3 &@Xx(14` ;46@Ы(P4K@(_24spMCn@0 ( U ~@0( 2PW Z@@ (`Z@([@ (3[T@ȿP([@x([@x(0[ +@ (=p` 8@`(W`R@P ( `8al@awHa0Ja japa a)@ htc p