ELF(l4(<; !"#$%&'()*+,-./01 ) iA$@#@Ca 9hA$@#@C`"F2*Ca"2*C`J3C3pG @J3C3pG @J3#3pG @n ^ [GiJ ,Fa>.XDj4qJ4;T int=Ywedntcpbc"fPH*adcH3fPn[H@MQ iJ M  UKfnj -4adc-#fP50Mn[AM U/f$ > :!; 9 I.?:!; 9!'@z.?:!; 9!'@z:!; 9 I:!; 9 I4:!; 9! IB:!;!-9 IB % Uy $ >  4: ; 9 IB .?: ; 9 '@z0 r*3*  r}*3*: r*3*# $ r}*3*# 0*S Q QQ4QRR.R.4RSR(S(,R<4*'4*?@ z& (E* %@.' VI =<8bt19s9 :VbPWR!T`BMS OJCvIK baT!f q[gV&GXA!*45ih`Tn9uV\`8(UED 5l"p__'GTuqNC=mambp5k4&e>j?rO(sm(IAtO2cG-e3d67; &0L01Pm(r.i 7`3t-$b[23)SI8gG1W8h R?/@C sH G5o>90G|FRTJ<T#~)(13zK-Zu`Psk9|dsnD'2W&b^lKL&rM`,% ;P.,?T7Q_ L _CtC8gn+ $vcm/ @[yg: AeGFTS}BV 1, ZeLn@ gV&.=hC,4BrM /%% /2S76DO2$B&=AP2HK -uhXU&`nj#^r;jfQTU_wk*F ^6'a9Rm3l=qi)8:>G$qg?VcyT=Wl[ 6RF Hfh(geV[os TXk'Hs=N1U[D9VYq !@ Z\4'sj,7Nc8lJ"M`bn8f_50h $r("QK&9n*]=C@*Ij*1Q3!BfIZK1Z;ZRfN4qi1O4>Gq`1x\7e'L1ALp.>Tk Z)Ngo?k4?McHT^W)/r%C0i`Z$,aIhbIau*cl7X gZ/d6H|!=")Od e8fFJgPjknd[o-pZqh/tAuy,xQy<zn{ ~. BK_?J+!(fUH!.QHqmSKOJ5cG ubPcT jsPCSmD0q029CLquEo r5cY5 y^9$CCGD>WiMC:]@<6+-qdWKM"%m1OH.P <Y8r! K N[Hd_3U_:!_Wjv}  mt~nJ,j!-&`'f2oC,D;EtFLI-LWQWRcSbT>U;VcW?XYdZb@[ \O] k^?_3`>Qalbc5dRe}4fQgmhis6jSkcl0m8nUo7pkTR*7F" %B*Z+0`8u<{D? BFEZkPzCR_D[=\a_a0c>%b.HJ W!Y(&@U'(9D))*`+0[,#-b.4/0ue1n23N\4{p5+67]8^9R:l";+<=p>]?I<@?XBlC<D@EujIJXL M%OptPsvQRLQTqV/WFYjZm[ J\Y]Y$_rY`#a7b6c2g0hHi\jGk4mlK#m'n\o8ptqcsk!u(v w9ay z%_|8p}}2 SO%[rTE=sKc/+e\ )^#IDH9&M"!RS$aB.b4@7I:u=\@@/ByC$D,CEFFiHsoIKJpKqMGN4#PNeQrRZSL UrVPW1XDgYN\Ph]9^_&Y`x+aQcd@HeWf YiknXpXurGZt_AwqxdyszM|<E`c09fdhp E[s8/f3& 9F-OW?G$.G(Bn+<VPP E\>"i<:0  !N?&:>*oo]L8 )re;>s4]:4 nO `Vq'k;}N3*Se W@pu&F,Lr<8qY.GC{E;. xQLKFNi]Mt fav(~]i[=?3tH>*-k.+2/a0# !6$e,-a./0Q3M69oR<_?;B,KE FRG)H$KQb&R8jSTYrdOfVhoj!lPnEpmqrBt v xnzk|i~7oZPjhXNx 1IH3xA-7/$5U%X$h_h;"3B.tfz%T=$U^N{ ../common/usr/lib/gcc/arm-none-eabi/12.2.1/include../../../include/libopencm3/stm32../../../include/libopencm3/cm3../../../include/libopencm3/stm32/f4../../../include/libopencm3/stm32/commonadc_common_f47.cstdint.hadc.hcommon.hstdbool.hmemorymap.hmemorymap.hmemorymap.hadc.hadc_common_v1_multi.hadc_common_v1.h-#! !. ./ !' !%. ./ !"  "#-  !-#"#-  !-#! <= <K <KADC_CCR_MULTI_DUAL_INJECTED_SIMUL (0x05 << 0)ADC_SMPR_SMP_480CYC 0x7SCB_BASE (SCS_BASE + 0x0D00)__UHA_FBIT__ 8ADC_CR1_DISCNUM_7CHANNELS (0x6 << 13)ADC_CCR_DELAY_11ADCCLK (0x6 << 8)__FLT64_DENORM_MIN__ 4.9406564584124654e-324F64CORESIGHT_LSR_SLK (1<<1)__GCC_ATOMIC_WCHAR_T_LOCK_FREE 2__CHAR_UNSIGNED__ 1ADC_CR1_DISCNUM_4CHANNELS (0x3 << 13)USART3_BASE (PERIPH_BASE_APB1 + 0x4800)ADC2_LTR ADC_LTR(ADC2)ADC_CHANNEL_VREF 17__FLT64_HAS_INFINITY__ 1ADC_CCR_DELAY_8ADCCLK (0x3 << 8)ADC3_BASE (PERIPH_BASE_APB2 + 0x2200)__LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)__GNUC_MINOR__ 2__GCC_DESTRUCTIVE_SIZE 64__LACCUM_EPSILON__ 0x1P-31LKINT64_MAX __INT64_MAX____PTRDIFF_MAX__ 0x7fffffff__ARM_FEATURE_FMA 1__SACCUM_MIN__ (-0X1P7HK-0X1P7HK)ADC2_HTR ADC_HTR(ADC2)ADC_JOFR2(block) MMIO32((block) + 0x18)__INTMAX_MAX__ 0x7fffffffffffffffLLADC_CR1_AWDCH_MASK (0x1F << 0)__TQ_IBIT__ 0__FLT64_DECIMAL_DIG__ 17ADC_CSR_OVR2 (1 << 13)WINT_MIN __WINT_MIN__INT_FAST64_MAX__ATOMIC_CONSUME 1__ULACCUM_FBIT__ 32__WCHAR_MAX__ 0xffffffffUADC_CCR_DMA_DISABLE (0x0 << 14)ADC_CCR_VBATE (1 << 22)GPIO_PORT_D_BASE (PERIPH_BASE_AHB1 + 0x0C00)adc_set_multi_mode__SIZEOF_LONG_LONG__ 8ADC_CR1_AWDCH_CHANNEL13 (0x0D << 0)__DBL_MAX_10_EXP__ 308__FRACT_MIN__ (-0.5R-0.5R)__ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK__USACCUM_MAX__ 0XFFFFP-8UHK__SFRACT_FBIT__ 7__INTMAX_WIDTH__ 64__ARM_FEATURE_BF16_SCALAR_ARITHMETIC__SQ_IBIT__ 0LIBOPENCM3_DEPRECATED(x) __attribute__((deprecated(x)))__SIZE_TYPE__ unsigned int__FLT_HAS_DENORM__ 1__INT8_TYPE__ signed char__FLT32_MIN__ 1.1754943508222875e-38F32ADC_SR(block) MMIO32((block) + 0x00)ADC_CDR_DATA1_MASK (0xffff << 0)__USACCUM_MIN__ 0.0UHK__FLT32_DECIMAL_DIG__ 9__DECIMAL_DIG__ 17__LDBL_MIN_EXP__ (-1021)__LDBL_MANT_DIG__ 53INT64_MIN (-INT64_MAX - 1)__UINT8_C(c) cADC_JDR1(block) MMIO32((block) + 0x3c)__INT16_TYPE__ short inttrue 1__FLT64_MAX__ 1.7976931348623157e+308F64ADC2_JOFR1 ADC_JOFR1(ADC2)UINT_FAST32_MAXADC_SMPR_SMP_84CYC 0x4FMC_BASE (PERIPH_BASE_AHB3 + 0x40000000U)ADC_CR1_JAWDEN (1 << 22)adc_set_sample_time_on_all_channelsINT_FAST64_MAX __INT_FAST64_MAX__ADC3_LTR ADC_LTR(ADC3)__GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1__UINT_LEAST16_MAX__ 0xffff__STDC_HOSTED__ 1__ULLFRACT_FBIT__ 64__SIG_ATOMIC_TYPE__ intI2S3_EXT_BASE (PERIPH_BASE_APB1 + 0x4000)USART1_BASE (PERIPH_BASE_APB2 + 0x1000)__INT_FAST64_TYPE__ long long int__WINT_TYPE__ unsigned intADC_CSR_JEOC1 (1 << 2)ADC_HT_LSB 0ADC_CR2_EXTSEL_TIM3_TRGO (0x8 << 24)INT32_MIN (-INT32_MAX - 1)USB_OTG_HS_BASE (PERIPH_BASE_AHB1 + 0x20000)__FLT32_MAX_10_EXP__ 38ADC_CR2_JEXTEN_MASK (0x3 << ADC_CR2_JEXTEN_SHIFT)QUADSPI_BASE (PERIPH_BASE_AHB3 + 0x40001000U)ADC3_JOFR4 ADC_JOFR4(ADC3)ADC_CR2_EXTSEL_TIM4_CC4 (0x9 << 24)__USFRACT_MAX__ 0XFFP-8UHRADC_CR2_JEXTEN_RISING_EDGE (0x1 << ADC_CR2_JEXTEN_SHIFT)__FP_FAST_FMAF32 1ADC_CHANNEL17 0x11__UINTPTR_MAX__ 0xffffffffU__FLT32_MIN_EXP__ (-125)ADC_CR2_JEXTSEL_TIM2_TRGO (0x3 << 16)ADC3_JDR2 ADC_JDR2(ADC3)ADC_CCR_MULTI_MASK (0x1f << 0)UINT32_MAX __UINT32_MAX__ADC_CHANNEL18 0x12ADC_CR1_JEOCIE (1 << 7)__ULFRACT_FBIT__ 32__FLT64_MIN_10_EXP__ (-307)__GNUC_EXECUTION_CHARSET_NAME "UTF-8"__HA_FBIT__ 7BIT10 (1<<10)__INT_FAST64_WIDTH__ 64__STDC_VERSION__ 199901LINT_LEAST64_MAX __INT_LEAST64_MAX__ADC_CCR_DELAY_10ADCCLK (0x5 << 8)ADC_CHANNEL10 0x0AADC_CR2_JEXTEN_DISABLED (0x0 << ADC_CR2_JEXTEN_SHIFT)__SFRACT_EPSILON__ 0x1P-7HR__INT32_C(c) c ## LUINT32_C(c) __UINT32_C(c)__ORDER_BIG_ENDIAN__ 4321SIZE_MAX__SQ_FBIT__ 31DWT_BASE (PPBI_BASE + 0x1000)INT_LEAST32_MIN (-INT_LEAST32_MAX - 1)ADC_CR2_DDS (1 << 9)FMC_BANK6 (PERIPH_BASE_AHB3 + 0x70000000U)__UHQ_FBIT__ 16ADC_JDATA_MSK (0xffff << ADC_JDATA_LSB)__FLT64_MIN_EXP__ (-1021)ADC_LTR(block) MMIO32((block) + 0x28)LPTIM1_BASE (PERIPH_BASE_APB1 + 0x2400)adc_set_sample_time__UINT_FAST8_MAX__ 0xffffffffUADC_CR2_EXTSEL_TIM2_CC2 (0x3 << 24)LIBOPENCM3_ADC_H UINT16_C(c) __UINT16_C(c)__LACCUM_IBIT__ 32ADC3_SMPR1 ADC_SMPR1(ADC3)ADC_SMPR_SMP_28CYC 0x2ADC_CCR_DELAY_9ADCCLK (0x4 << 8)__INT_FAST16_WIDTH__ 32INTMAX_C__VERSION__ "12.2.1 20221205"__VFP_FP__ 1__LLFRACT_MIN__ (-0.5LLR-0.5LLR)INT_FAST8_MAX__UINT_FAST16_MAX__ 0xffffffffUADC1_JDR1 ADC_JDR1(ADC1)QUADSPI_BANK (PERIPH_BASE_AHB3 + 0x30000000U)INT64_C(c) __INT64_C(c)__INTPTR_MAX__ 0x7fffffffADC_CCR_DELAY_17ADCCLK (0xc << 8)__GCC_IEC_559_COMPLEX 0PERIPH_BASE (0x40000000U)ADC_CHANNEL0 0x00ADC_JOFR4(block) MMIO32((block) + 0x20)ADC1_SR ADC_SR(ADC1)WCHAR_MAX __WCHAR_MAX____FLT32X_HAS_INFINITY__ 1UINT_FAST16_MAX __UINT_FAST16_MAX__ADC_CR2_EXTEN_SHIFT 28__UINT_LEAST8_TYPE__ unsigned charADC_CSR_JSTRT1 (1 << 3)__ACCUM_FBIT__ 15PERIPH_BASE_APB2 (PERIPH_BASE + 0x10000)__UACCUM_IBIT__ 16long intUINT8_MAXIWDG_BASE (PERIPH_BASE_APB1 + 0x3000)SIZE_MAX __SIZE_MAX__ADC_CHANNEL7 0x07__INT_FAST64_MAX__ 0x7fffffffffffffffLL__FLT32X_DECIMAL_DIG__ 17__DBL_MIN__ ((double)2.2250738585072014e-308L)__FLT32X_HAS_QUIET_NAN__ 1SDIO_BASE (PERIPH_BASE_APB2 + 0x2C00)__FLT32X_EPSILON__ 2.2204460492503131e-16F32xADC_CR1_AWDCH_CHANNEL9 (0x09 << 0)ADC_CCR_DELAY_16ADCCLK (0xb << 8)NVIC_BASE (SCS_BASE + 0x0100)__INT_FAST8_TYPE__ intBIT13 (1<<13)__UDA_FBIT__ 32USART2_BASE (PERIPH_BASE_APB1 + 0x4400)ADC_CR1_DISCNUM_6CHANNELS (0x5 << 13)ADC_DR(block) MMIO32((block) + 0x4c)__UINTMAX_C(c) c ## ULL__SIZEOF_POINTER__ 4__INT_LEAST8_TYPE__ signed char__GCC_ATOMIC_BOOL_LOCK_FREE 2BIT4 (1<<4)UINT_FAST64_MAXBIT0 (1<<0)INT_FAST32_MAX__ARM_NEON____FLT32_MAX_EXP__ 128UINT_LEAST8_MAX __UINT_LEAST8_MAX____THUMB_INTERWORK__ 1__ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLRADC_CR1_AWDCH_CHANNEL4 (0x04 << 0)TIM1_BASE (PERIPH_BASE_APB2 + 0x0000)short unsigned intBBIO_PERIPH(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x42000000 + (bit) * 4)I2C2_BASE (PERIPH_BASE_APB1 + 0x5800)BIT7 (1<<7)BIT17 (1<<17)__FLT32X_MIN_10_EXP__ (-307)UINT8_MAX __UINT8_MAX____CHAR32_TYPE__ long unsigned intSIG_ATOMIC_MIN__ARM_FEATURE_FP16_VECTOR_ARITHMETICLIBOPENCM3_CM3_COMMON_H BIT23 (1<<23)ADC2_CR1 ADC_CR1(ADC2)__DBL_IS_IEC_60559__ 2__UINT_FAST32_MAX__ 0xffffffffU__DEC_EVAL_METHOD__ 2__FLT_MAX_EXP__ 128__SIZEOF_LONG__ 4ADC_CR2_JEXTSEL_TIM4_CC3 (0x8 << 16)ADC_CSR_JSTRT3 (1 << 19)ADC_CR2_EXTSEL_TIM5_CC2 (0xB << 24)ADC_CR2_JEXTSEL_TIM4_CC2 (0x7 << 16)ADC_JOFR3(block) MMIO32((block) + 0x1c)__SIZEOF_DOUBLE__ 8__INT_LEAST32_WIDTH__ 32__FLT32X_MIN_EXP__ (-1021)ADC1_CR1 ADC_CR1(ADC1)ADC_CR1_AWDCH_CHANNEL3 (0x03 << 0)GNU C99 12.2.1 20221205 -mcpu=cortex-m4 -mthumb -mfloat-abi=hard -mfpu=fpv4-sp-d16 -march=armv7e-m+fp -ggdb3 -Os -std=c99 -fno-common -ffunction-sections -fdata-sectionsADC_CR2_EXTSEL_EXTI_LINE_11 (0xF << 24)BIT27 (1<<27)ADC_CCR_MULTI_TRIPLE_ALTERNATE_TRIG (0x19 << 0)__UTA_FBIT__ 64INTMAX_C(c) __INTMAX_C(c)__FLT_DECIMAL_DIG__ 9__thumb__ 1__INT_LEAST32_MAX__ 0x7fffffffLLIBOPENCM3_MEMORYMAP_COMMON_H signed charuint8_tINT8_MAXINTMAX_MIN (-INTMAX_MAX - 1)INT32_C(c) __INT32_C(c)FMC_BANK1 (PERIPH_BASE_AHB3)__GNUC_STDC_INLINE__ 1ADC_CDR_DATA2_SHIFT 16ADC_CR2_JEXTSEL_TIM8_CC2 (0xC << 16)__FRACT_FBIT__ 15__LLACCUM_EPSILON__ 0x1P-31LLK__GNUC_PATCHLEVEL__ 1__GCC_ATOMIC_CHAR32_T_LOCK_FREE 2ADC_JDR4(block) MMIO32((block) + 0x48)PTRDIFF_MIN__DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)ADC_CCR_DELAY_12ADCCLK (0x7 << 8)ADC_CR1_AWDCH_CHANNEL0 (0x00 << 0)UINTPTR_MAX __UINTPTR_MAX____ARM_ARCH_PROFILE 77ADC_CR2_EXTSEL_MASK (0xF << 24)__LACCUM_FBIT__ 31ADC_CR2_EXTSEL_TIM8_CC1 (0xD << 24)__FLT64_MAX_10_EXP__ 308MMIO32(addr) (*(volatile uint32_t *)(addr))WINT_MINADC_CSR_EOC2 (1 << 9)__UINT_FAST32_TYPE__ unsigned intunsigned charEND_DECLS __SIZEOF_FLOAT__ 4__FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32xUINT64_MAX__FLT_MAX_10_EXP__ 38TIM6_BASE (PERIPH_BASE_APB1 + 0x1000)__FRACT_MAX__ 0X7FFFP-15RTIM3_BASE (PERIPH_BASE_APB1 + 0x0400)INT_LEAST32_MAX __INT_LEAST32_MAX____INT_FAST32_MAX__ 0x7fffffff__ATOMIC_SEQ_CST 5ADC_CHANNEL_VBAT 18ADC3_SQR3 ADC_SQR3(ADC3)GPIO_PORT_B_BASE (PERIPH_BASE_AHB1 + 0x0400)ADC_CR1_AWDCH_CHANNEL15 (0x0F << 0)ADC_SR_STRT (1 << 4)__UINT16_MAX__ 0xffff__TQ_FBIT__ 127__USQ_FBIT__ 32ADC_CCR_ADCPRE_BY8 (0x3 << 16)INT_FAST16_MIN__thumb2__ 1__ULLACCUM_FBIT__ 32ADC_CR1_JAUTO (1 << 10)ADC1_JSQR ADC_JSQR(ADC1)ADC_CR1_AWDCH_CHANNEL10 (0x0A << 0)INT_FAST32_MIN (-INT_FAST32_MAX - 1)__STRICT_ANSI__ 1FLASH_MEM_INTERFACE_BASE (PERIPH_BASE_AHB1 + 0x3C00)DMA1_BASE (PERIPH_BASE_AHB1 + 0x6000)UINT_LEAST8_MAXINT_LEAST8_MAXUINT8_C(c) __UINT8_C(c)__SIZEOF_LONG_DOUBLE__ 8CRC_BASE (PERIPH_BASE_AHB1 + 0x3000)ST_VREFINT_CAL MMIO16(0x1FFF7A2A)__PRAGMA_REDEFINE_EXTNAME 1__WCHAR_TYPE__ unsigned intWINT_MAX __WINT_MAX__ADC_SMPR_SMP_112CYC 0x5__USA_IBIT__ 16__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1PTRDIFF_MIN (-PTRDIFF_MAX - 1)UART5_BASE (PERIPH_BASE_APB1 + 0x5000)DESIG_UNIQUE_ID2 MMIO32(DESIG_UNIQUE_ID_BASE + 8)__UINT_FAST64_TYPE__ long long unsigned intADC_CHANNEL13 0x0DADC_CDR MMIO32(ADC_COMMON_REGISTERS_BASE + 0x8)ADC1_LTR ADC_LTR(ADC1)GPIO_PORT_F_BASE (PERIPH_BASE_AHB1 + 0x1400)ADC_CR1_RES_8BIT (0x2 << 24)TIM12_BASE (PERIPH_BASE_APB1 + 0x1800)__FLT_MIN__ 1.1754943508222875e-38FSPI6_BASE (PERIPH_BASE_APB2 + 0x5400)__FDPIC__ADC_CDR_DATA2_MASK (0xffff << 16)__UFRACT_MIN__ 0.0URADC_CHANNEL1 0x01TIM11_BASE (PERIPH_BASE_APB2 + 0x4800)__FLT32_IS_IEC_60559__ 2ADC_CR2_JEXTSEL_EXTI_LINE_15 (0xF << 16)ADC_SQRx_MASK 0x1fADC_CCR_ADCPRE_BY4 (0x1 << 16)INT_FAST64_MIN__USFRACT_IBIT__ 0ADC_CSR_AWD1 (1 << 0)__LDBL_EPSILON__ 2.2204460492503131e-16LADC_CR2_JEXTSEL_TIM8_CC3 (0xD << 16)ADC_SQR_MAX_CHANNELS_REGULAR 16USART6_BASE (PERIPH_BASE_APB2 + 0x1400)__USFRACT_MIN__ 0.0UHR__ARM_NEONDCMI_BASE (PERIPH_BASE_AHB2 + 0x50000)__UINT8_MAX__ 0xffADC_SR_JEOC (1 << 2)ADC3_JDR1 ADC_JDR1(ADC3)__LDBL_MAX_EXP__ 1024ADC_CHANNEL_TEMP_F40 16LIBOPENCM3_MEMORYMAP_H ADC_CR1_AWDCH_CHANNEL16 (0x10 << 0)ADC_CCR_DELAY_15ADCCLK (0xa << 8)__DBL_HAS_DENORM__ 1DESIG_UNIQUE_ID0 MMIO32(DESIG_UNIQUE_ID_BASE)ADC_CSR_OVR3 (1 << 21)ADC_CR2_JSWSTART (1 << 22)ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_INJECTED_SIMUL (0x11 << 0)GPIO_PORT_G_BASE (PERIPH_BASE_AHB1 + 0x1800)ADC_CR1_AWDCH_CHANNEL1 (0x01 << 0)__DA_FBIT__ 31__GXX_ABI_VERSION 1017__INT_LEAST16_MAX__ 0x7fff__FLT_DENORM_MIN__ 1.4012984643248171e-45FADC_CHANNEL3 0x03PERIPH_BASE_AHB3 0x60000000UADC_JSQR_JL_1CHANNELS (0x0 << ADC_JSQR_JL_LSB)RCC_BASE (PERIPH_BASE_AHB1 + 0x3800)__ULLACCUM_EPSILON__ 0x1P-32ULLKINT_LEAST8_MAX __INT_LEAST8_MAX__ADC_CR1_DISCNUM_5CHANNELS (0x4 << 13)__UINT32_C(c) c ## ULADC_DATA_MSK (0xffff << ADC_DA)__UACCUM_MIN__ 0.0UK__FLT_EPSILON__ 1.1920928955078125e-7FTIM5_BASE (PERIPH_BASE_APB1 + 0x0c00)__ARM_ARCH_ISA_THUMBADC_JDR3(block) MMIO32((block) + 0x44)__ARM_FEATURE_MATMUL_INT8__UINT8_TYPE__ unsigned charADC_SR_AWD (1 << 0)LIBOPENCM3_CM3_MEMORYMAP_H __GCC_ATOMIC_SHORT_LOCK_FREE 2__USACCUM_FBIT__ 8__GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1ADC_CR1_AWDCH_CHANNEL7 (0x07 << 0)ADC_JSQR_JL_VAL(val) (((val) - 1) << ADC_JSQR_JL_LSB)ADC_CHANNEL5 0x05FMC_BANK3 (PERIPH_BASE_AHB3 + 0x20000000U)SCS_BASE (PPBI_BASE + 0xE000)ADC2_SMPR1 ADC_SMPR1(ADC2)ADC_CCR_DMA_MODE_1 (0x1 << 14)SPI3_BASE (PERIPH_BASE_APB1 + 0x3c00)__FLT32_HAS_QUIET_NAN__ 1I2C1_BASE (PERIPH_BASE_APB1 + 0x5400)ADC_CDR_DATA1_SHIFT 0__LDBL_HAS_INFINITY__ 1ADC_CR1_AWDCH_CHANNEL17 (0x11 << 0)__TA_FBIT__ 63UINT16_MAX __UINT16_MAX__MMIO8(addr) (*(volatile uint8_t *)(addr))__FLT32X_MAX_10_EXP__ 308ADC_CSR_JEOC3 (1 << 18)__ARM_ARCH_EXT_IDIV__ 1bool _BoolADC3_JDR4 ADC_JDR4(ADC3)UINTMAX_MAX __UINTMAX_MAX____SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)__UINT_LEAST8_MAX__ 0xffBBIO_SRAM(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x22000000 + (bit) * 4)INT16_MAX __INT16_MAX____FP_FAST_FMAF 1ADC_CR2_ALIGN (1 << 11)__FLT32X_IS_IEC_60559__ 2LIBOPENCM3_ADC_COMMON_V1_MULTI_H PERIPH_BASE_APB1 (PERIPH_BASE + 0x00000)UINT32_MAXADC_JOFFSET_MSK 0xfffADC_CSR_AWD2 (1 << 8)__INT_LEAST16_WIDTH__ 16ADC_CCR_DELAY_SHIFT 8ADC_CHANNEL2 0x02SPI1_BASE (PERIPH_BASE_APB2 + 0x3000)__ARM_FEATURE_FP16_FMLADC_SMPR2(block) MMIO32((block) + 0x10)INT16_MIN (-INT16_MAX - 1)ADC_CCR_DELAY_18ADCCLK (0xd << 8)__USFRACT_EPSILON__ 0x1P-8UHRADC_CCR_DELAY_6ADCCLK (0x1 << 8)__USFRACT_FBIT__ 8ADC_CR2_JEXTSEL_TIM5_CC4 (0xA << 16)CORESIGHT_LSR_SLI (1<<0)__USER_LABEL_PREFIX__ __UINT64_MAX__ 0xffffffffffffffffULLINT_FAST8_MININT_FAST8_MAX __INT_FAST8_MAX____ARM_ARCH_7EM__ 1__UINT32_MAX__ 0xffffffffULADC3_CR1 ADC_CR1(ADC3)GPIO_PORT_A_BASE (PERIPH_BASE_AHB1 + 0x0000)__INT_LEAST8_MAX__ 0x7f__GCC_ATOMIC_POINTER_LOCK_FREE 2__ARM_FEATURE_QBIT 1__ARM_FEATURE_CLZ 1__ATOMIC_ACQUIRE 2__ARM_FEATURE_COMPLEXADC1_JDR3 ADC_JDR3(ADC1)ADC_CCR_DELAY_5ADCCLK (0x0 << 8)__ARM_SIZEOF_WCHAR_T 4__FLT32X_MAX_EXP__ 1024DSI_BASE (PERIPH_BASE_APB2 + 0x6C00)ADC_CSR MMIO32(ADC_COMMON_REGISTERS_BASE + 0x0)__UINT_LEAST32_MAX__ 0xffffffffULDMA2D_BASE (PERIPH_BASE_AHB1 + 0xB000U)__DBL_EPSILON__ ((double)2.2204460492503131e-16L)INT_FAST8_MIN (-INT_FAST8_MAX - 1)__LFRACT_MIN__ (-0.5LR-0.5LR)__INT_LEAST64_WIDTH__ 64__FLT_HAS_INFINITY__ 1ADC_CR2_JEXTSEL_TIM3_CC4 (0x5 << 16)__ACCUM_MAX__ 0X7FFFFFFFP-15KADC_CR1_AWDCH_CHANNEL6 (0x06 << 0)__INT8_MAX__ 0x7fBIT14 (1<<14)ADC_JSQR_JSQ3_MSK (0x1f << ADC_JSQR_JSQ3_LSB)__GCC_HAVE_DWARF2_CFI_ASM 1__ARM_FEATURE_CRC32__SFRACT_MIN__ (-0.5HR-0.5HR)long unsigned int__SA_IBIT__ 16__SHRT_WIDTH__ 16BIT20 (1<<20)__ARM_FEATURE_MVE__ARM_FP16_FORMAT_IEEE__UINT16_TYPE__ short unsigned intADC_CCR_MULTI_INDEPENDENT (0x00 << 0)TIM14_BASE (PERIPH_BASE_APB1 + 0x2000)ADC_CR2_JEXTSEL_TIM5_TRGO (0xB << 16)UINT_LEAST16_MAX __UINT_LEAST16_MAX__ADC_SR_OVR (1 << 5)INT_FAST32_MIN__FLT_EVAL_METHOD_TS_18661_3__ 0__SCHAR_WIDTH__ 8BIT18 (1<<18)UINT_FAST16_MAXchannel__UINT_FAST8_TYPE__ unsigned int__LLACCUM_IBIT__ 32ADC_CCR_MULTI_SHIFT 0__FRACT_EPSILON__ 0x1P-15RADC_CCR_DELAY_7ADCCLK (0x2 << 8)BIT24 (1<<24)__INT32_MAX__ 0x7fffffffLLTDC_BASE (PERIPH_BASE_APB2 + 0x6800)UINTMAX_MAXADC_CR2_EXTEN_DISABLED (0x0 << ADC_CR2_EXTEN_SHIFT)BIT30 (1<<30)__INT_LEAST64_MAX__ 0x7fffffffffffffffLLADC_CR2_JEXTSEL_MASK (0xF << ADC_CR2_JEXTSEL_SHIFT)__ARM_FEATURE_BF16_VECTOR_ARITHMETICADC_DATA_LSB 0PPBI_BASE (0xE0000000U)__FLT32_MANT_DIG__ 24ADC_CR2_JEXTSEL_TIM4_TRGO (0x9 << 16)SAI1_BASE (PERIPH_BASE_APB2 + 0x5800)__FLT32_DENORM_MIN__ 1.4012984643248171e-45F32__UINT64_C(c) c ## ULL__UINT_LEAST64_TYPE__ long long unsigned intWCHAR_MIN __WCHAR_MIN__ADC3_SQR2 ADC_SQR2(ADC3)INT8_MAX __INT8_MAX__BIT28 (1<<28)GPIO_PORT_I_BASE (PERIPH_BASE_AHB1 + 0x2000)ADC3_CR2 ADC_CR2(ADC3)__GCC_ATOMIC_CHAR16_T_LOCK_FREE 2DESIG_UNIQUE_ID_BASE (0x1FFF7A10U)__DBL_MAX_EXP__ 1024__ATOMIC_RELEASE 3ADC2_SR ADC_SR(ADC2)UINT_FAST8_MAX__FLT_MANT_DIG__ 24__UDQ_IBIT__ 0__INT_LEAST32_TYPE__ long int__OPTIMIZE_SIZE__ 1__OPTIMIZE__ 1ADC_CCR_DMA_MASK (0x3 << 14)__UACCUM_MAX__ 0XFFFFFFFFP-16UKADC_CR2_EXTEN_FALLING_EDGE (0x2 << ADC_CR2_EXTEN_SHIFT)__FLT64_NORM_MAX__ 1.7976931348623157e+308F64ADC_SR_EOC (1 << 1)UINTPTR_MAXADC_CR1_DISCEN (1 << 11)ADC_CHANNEL16 0x10__LDBL_DENORM_MIN__ 4.9406564584124654e-324L__INT64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_SAT 1ADC_CR2_SWSTART (1 << 30)ADC_JOFFSET_LSB 0__ULLFRACT_IBIT__ 0ADC_SMPR_SMP_56CYC 0x3MMIO16(addr) (*(volatile uint16_t *)(addr))ADC_SQR3(block) MMIO32((block) + 0x34)DAC_BASE (PERIPH_BASE_APB1 + 0x7400)__GNUC__ 12BX_CAN1_BASE (PERIPH_BASE_APB1 + 0x6400)ADC_CR1_AWDCH_SHIFT 0WCHAR_MAXADC_CHANNEL15 0x0FADC2_DR ADC_DR(ADC2)ADC_CHANNEL6 0x06INTMAX_MIN__FLT_MAX__ 3.4028234663852886e+38FINT32_MAX __INT32_MAX____UACCUM_FBIT__ 16__UFRACT_EPSILON__ 0x1P-16UR__WCHAR_MIN__ 0UADC_CCR_ADCPRE_BY2 (0x0 << 16)__UQQ_IBIT__ 0ADC_JSQR_JL_MSK (0x2 << ADC_JSQR_JL_LSB)CORESIGHT_LSR_OFFSET 0xfb4__GCC_ATOMIC_LONG_LOCK_FREE 2__ULACCUM_MIN__ 0.0ULKBEGIN_DECLS __LDBL_MAX__ 1.7976931348623157e+308L__ARM_ARCH 7ADC_CR1_DISCNUM_MASK (0x7 << 13)ADC_CHANNEL12 0x0C__FLT_RADIX__ 2BIT3 (1<<3)long long intCORESIGHT_LAR_KEY 0xC5ACCE55__ARM_FEATURE_CMSE__LONG_WIDTH__ 32INTPTR_MAXADC_JSQR_JSQ_VAL(n,val) ((val) << (((n) - 1) * 5))__LDBL_HAS_QUIET_NAN__ 1ADC_CR2_JEXTEN_BOTH_EDGES (0x3 << ADC_CR2_JEXTEN_SHIFT)__LONG_LONG_WIDTH__ 64BIT6 (1<<6)ADC_JSQR_JSQ4_MSK (0x1f << ADC_JSQR_JSQ4_LSB)ADC_SR_JSTRT (1 << 3)__UINT_FAST64_MAX__ 0xffffffffffffffffULL__ARM_FPADC_CR1_RES_MASK (0x3 << 24)__HA_IBIT__ 8__INTPTR_WIDTH__ 32__GCC_ATOMIC_LLONG_LOCK_FREE 1BIT9 (1<<9)__FLT32X_MIN__ 2.2250738585072014e-308F32xUART7_BASE (PERIPH_BASE_APB1 + 0x7800)INTMAX_MAX __INTMAX_MAX____FLT64_MAX_EXP__ 1024ADC_CR1_AWDCH_CHANNEL12 (0x0C << 0)UINT16_MAX__FLT64_MIN__ 2.2250738585072014e-308F64__INTMAX_C(c) c ## LLADC2_JSQR ADC_JSQR(ADC2)ADC_CR2_JEXTSEL_TIM4_CC1 (0x6 << 16)ADC_CCR_MULTI_TRIPLE_REGULAR_SIMUL (0x16 << 0)__ARM_ARCH_PROFILE__INT64_TYPE__ long long int__LFRACT_FBIT__ 31__CHAR_BIT__ 8__SIZEOF_WCHAR_T__ 4ADC_SMPR_SMP_144CYC 0x6ADC_CSR_EOC1 (1 << 1)LIBOPENCM3_ADC_COMMON_V1_H __FLT32X_MANT_DIG__ 53ADC_CR2_EXTSEL_TIM3_CC1 (0x7 << 24)__UFRACT_MAX__ 0XFFFFP-16URADC_CCR_TSVREFE (1 << 23)INT64_MAXFPB_BASE (PPBI_BASE + 0x2000)ADC_CR2_CONT (1 << 1)ADC1_CR2 ADC_CR2(ADC1)INT_FAST64_MIN (-INT_FAST64_MAX - 1)__SFRACT_IBIT__ 0STIR_BASE (SCS_BASE + 0x0F00)__BYTE_ORDER__ __ORDER_LITTLE_ENDIAN____FLT32_EPSILON__ 1.1920928955078125e-7F32__ARM_NEON_FPINTPTR_MIN (-INTPTR_MAX - 1)UINT_FAST64_MAX __UINT_FAST64_MAX__TIM4_BASE (PERIPH_BASE_APB1 + 0x0800)ID_BASE (SCS_BASE + 0x0FD0)SYS_TICK_BASE (SCS_BASE + 0x0010)DESIG_FLASH_SIZE_BASE (0x1FFF7A22U)__UFRACT_FBIT__ 16__UDQ_FBIT__ 64__DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)ADC_CR2_EXTSEL_TIM2_CC4 (0x5 << 24)__LDBL_MAX_10_EXP__ 308HASH_BASE (PERIPH_BASE_AHB2 + 0x60400)ADC_CR2_ADON (1 << 0)ADC_CCR_MULTI_TRIPLE_REG_SIMUL_AND_ALTERNATE_TRIG (0x12 << 0)ADC3_HTR ADC_HTR(ADC3)__INT_FAST32_TYPE__ intADC_CHANNEL11 0x0BADC1_SMPR1 ADC_SMPR1(ADC1)unsigned intADC3_JDR3 ADC_JDR3(ADC3)__LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK__FLT_MIN_EXP__ (-125)__FLT64_HAS_QUIET_NAN__ 1__USACCUM_IBIT__ 8SPI4_BASE (PERIPH_BASE_APB2 + 0x3400)ITM_BASE (PPBI_BASE + 0x0000)ADC_CR2_DMA (1 << 8)__FLT64_HAS_DENORM__ 1__FLT_DIG__ 6__UACCUM_EPSILON__ 0x1P-16UK../common/adc_common_f47.cADC_CCR_DELAY_MASK (0xf << 8)__FLT_EVAL_METHOD__ 0__SCHAR_MAX__ 0x7fINT_LEAST32_MIN__INT_FAST8_WIDTH__ 32ADC1_HTR ADC_HTR(ADC1)__ARM_FEATURE_LDREXADC_CSR_JEOC2 (1 << 10)__UQQ_FBIT__ 8STM32F4 1ADC2_JOFR2 ADC_JOFR2(ADC2)INT16_C__ARM_FP16_ARGS__GCC_IEC_559 0ADC_JSQR_JSQ1_MSK (0x1f << ADC_JSQR_JSQ1_LSB)INT_LEAST8_MIN (-INT_LEAST8_MAX - 1)INT_LEAST16_MAX __INT_LEAST16_MAX____LFRACT_MAX__ 0X7FFFFFFFP-31LR__SIZEOF_PTRDIFF_T__ 4ADC_CR2_JEXTSEL_TIM3_CC2 (0x4 << 16)__STDC__ 1__ARM_FEATURE_IDIV 1__FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__DBGMCU_BASE (PPBI_BASE + 0x00042000)ADC_CR1(block) MMIO32((block) + 0x04)__ARM_FEATURE_COPROC 15UINT64_MAX __UINT64_MAX__TIM9_BASE (PERIPH_BASE_APB2 + 0x4000)INT8_MIN__ORDER_PDP_ENDIAN__ 3412/build/libopencm3/lib/stm32/f4ADC_CCR_MULTI_DUAL_REGULAR_SIMUL (0x06 << 0)PERIPH_BASE_AHB1 (PERIPH_BASE + 0x20000)__USA_FBIT__ 16UINTMAX_C(c) __UINTMAX_C(c)INT8_C__LDBL_MIN_10_EXP__ (-307)ADC_JSQR(block) MMIO32((block) + 0x38)INT_LEAST16_MIN (-INT_LEAST16_MAX - 1)__FLT_HAS_QUIET_NAN__ 1__GCC_ATOMIC_CHAR_LOCK_FREE 2ADC_LT_MSK 0xfffADC1_JOFR2 ADC_JOFR2(ADC1)__LFRACT_EPSILON__ 0x1P-31LRADC_CCR_MULTI_DUAL_ALTERNATE_TRIG (0x09 << 0)__ARM_SIZEOF_MINIMAL_ENUM 1UINT_FAST8_MAX __UINT_FAST8_MAX____FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x__arm__ 1__FLT32_MIN_10_EXP__ (-37)ADC_LT_LSB 0MMIO64(addr) (*(volatile uint64_t *)(addr))ADC_CR1_DISCNUM_3CHANNELS (0x2 << 13)ADC_HTR(block) MMIO32((block) + 0x24)__ARM_FP16_FORMAT_ALTERNATIVEADC_JSQR_JSQ4_LSB 15__LDBL_NORM_MAX__ 1.7976931348623157e+308LADC2_JDR4 ADC_JDR4(ADC2)INTPTR_MINDESIG_UNIQUE_ID1 MMIO32(DESIG_UNIQUE_ID_BASE + 4)__BIGGEST_ALIGNMENT__ 8INT8_C(c) __INT8_C(c)ADC_CHANNEL_MASK 0x1F__TA_IBIT__ 64ADC_SQR1_L_LSB 20ADC_CR2_JEXTSEL_TIM2_CC1 (0x2 << 16)ADC_CR1_AWDCH_CHANNEL5 (0x05 << 0)__ARM_FEATURE_QRDMXADC_CCR_ADCPRE_SHIFT 16ADC1_DR ADC_DR(ADC1)__ARM_ARCH_ISA_THUMB 2__LONG_LONG_MAX__ 0x7fffffffffffffffLL__WINT_WIDTH__ 32SIG_ATOMIC_MAX __SIG_ATOMIC_MAX__USB_OTG_FS_BASE (PERIPH_BASE_AHB2 + 0x00000)ADC_CR1_SCAN (1 << 8)BIT11 (1<<11)UINT_LEAST16_MAX__UFRACT_IBIT__ 0__ARM_32BIT_STATE 1ADC_CR2_EXTSEL_TIM1_CC1 (0x0 << 24)_GCC_STDINT_H __INT8_C(c) c__LFRACT_IBIT__ 0SIG_ATOMIC_MIN __SIG_ATOMIC_MIN__ADC_CHANNEL9 0x09__SIZEOF_INT__ 4INT_LEAST64_MIN (-INT_LEAST64_MAX - 1)__DBL_MIN_EXP__ (-1021)__LDBL_HAS_DENORM__ 1INT8_MIN (-INT8_MAX - 1)ADC1_JDR2 ADC_JDR2(ADC1)ADC_CR2_EXTSEL_TIM2_CC3 (0x4 << 24)__FLT32_DIG__ 6INT_LEAST16_MAXBIT15 (1<<15)ADC_COMMON_BASE (PERIPH_BASE_APB2 + 0x2300)ADC_HT_MSK 0xfffBIT21 (1<<21)__HAVE_SPECULATION_SAFE_VALUE 1__SACCUM_FBIT__ 7__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1INT32_MAXADC2_SMPR2 ADC_SMPR2(ADC2)ST_TSENSE_CAL1_30C MMIO16(0x1FFF7A2C)__ACCUM_MIN__ (-0X1P15K-0X1P15K)__ARM_FEATURE_CRYPTOADC_SQR1(block) MMIO32((block) + 0x2c)UART4_BASE (PERIPH_BASE_APB1 + 0x4c00)ADC_JDR2(block) MMIO32((block) + 0x40)ADC_CCR_DMA_SHIFT 14BIT19 (1<<19)__UINT_LEAST64_MAX__ 0xffffffffffffffffULL__FRACT_IBIT__ 0UINT_LEAST64_MAX__FLT64_IS_IEC_60559__ 2ADC_CCR_MULTI_TRIPLE_INJECTED_SIMUL (0x15 << 0)BIT25 (1<<25)__ORDER_LITTLE_ENDIAN__ 1234ST_TSENSE_CAL2_110C MMIO16(0x1FFF7A2E)ADC_CR1_AWDCH_CHANNEL8 (0x08 << 0)__FLT_NORM_MAX__ 3.4028234663852886e+38Flong long unsigned int__FLT_MIN_10_EXP__ (-37)BIT31 (1<<31)__ULACCUM_IBIT__ 32__SHRT_MAX__ 0x7fff__LDBL_IS_IEC_60559__ 2__PTRDIFF_TYPE__ int__APCS_32__ 1__DQ_FBIT__ 63INT_LEAST64_MAX__SACCUM_IBIT__ 8reg32ADC_CR1_RES_12BIT (0x0 << 24)__UHQ_IBIT__ 0TIM2_BASE (PERIPH_BASE_APB1 + 0x0000)INT_LEAST8_MINADC_CCR_DELAY_20ADCCLK (0xf << 8)BIT29 (1<<29)__INT_FAST16_TYPE__ intADC_JDATA_LSB 0INT64_C__ULFRACT_MAX__ 0XFFFFFFFFP-32ULRADC_CCR_ADCPRE_BY6 (0x2 << 16)__UINT_LEAST16_TYPE__ short unsigned int__LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK__CHAR16_TYPE__ short unsigned int__FLT32X_DIG__ 15ADC_CR2_EXTSEL_TIM1_CC2 (0x1 << 24)ADC_CR1_OVRIE (1 << 26)__UTQ_FBIT__ 128ADC_CHANNEL8 0x08__FINITE_MATH_ONLY__ 0ADC_CCR_DMA_MODE_2 (0x2 << 14)__INT_FAST16_MAX__ 0x7fffffffADC3_DR ADC_DR(ADC3)PTRDIFF_MAX __PTRDIFF_MAX____SIZEOF_SHORT__ 2PERIPH_BASE_AHB2 0x50000000UADC_CR1_AWDCH_CHANNEL11 (0x0B << 0)__ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULKADC2_JOFR3 ADC_JOFR3(ADC2)TIM8_BASE (PERIPH_BASE_APB2 + 0x0400)BX_CAN2_BASE (PERIPH_BASE_APB1 + 0x6800)__ULFRACT_MIN__ 0.0ULRADC_CR2_JEXTSEL_TIM8_CC4 (0xE << 16)__DQ_IBIT__ 0ADC2_SQR1 ADC_SQR1(ADC2)__ARM_BF16_FORMAT_ALTERNATIVE__INT32_TYPE__ long intWCHAR_MINADC2_JOFR4 ADC_JOFR4(ADC2)ADC2_CR2 ADC_CR2(ADC2)adc_disable_vbat_sensorADC_CR1_RES_6BIT (0x3 << 24)SPI5_BASE (PERIPH_BASE_APB2 + 0x5000)ADC_CR2_ALIGN_LEFT (1 << 11)TIM10_BASE (PERIPH_BASE_APB2 + 0x4400)__UTQ_IBIT__ 0INT_FAST32_MAX __INT_FAST32_MAX____SA_FBIT__ 15__FLT32X_MAX__ 1.7976931348623157e+308F32xADC2_SQR3 ADC_SQR3(ADC2)__ARM_EABI__ 1ADC_CR2_EXTSEL_TIM8_TRGO (0xE << 24)INT16_MIN__ELF__ 1__FLT_IS_IEC_60559__ 2__THUMBEL__ 1ADC1_SQR3 ADC_SQR3(ADC1)__ARM_FEATURE_DSP 1ADC_CR2_EXTEN_BOTH_EDGES (0x3 << ADC_CR2_EXTEN_SHIFT)TIM7_BASE (PERIPH_BASE_APB1 + 0x1400)__QQ_IBIT__ 0INT16_MAXtimeADC_CSR_AWD3 (1 << 16)__LLACCUM_FBIT__ 31__UINTMAX_TYPE__ long long unsigned int__USQ_IBIT__ 0ADC_JSQR_JL_4CHANNELS (0x3 << ADC_JSQR_JL_LSB)__UINT_LEAST32_TYPE__ long unsigned intADC_CCR_DELAY_19ADCCLK (0xe << 8)I2S2_EXT_BASE (PERIPH_BASE_APB1 + 0x3400)__ARM_FEATURE_NUMERIC_MAXMINGPIO_PORT_C_BASE (PERIPH_BASE_AHB1 + 0x0800)GPIO_PORT_H_BASE (PERIPH_BASE_AHB1 + 0x1C00)ADC_SMPR1(block) MMIO32((block) + 0x0c)__GCC_ATOMIC_INT_LOCK_FREE 2ADC_CR1_JDISCEN (1 << 12)ADC_CR2_EXTEN_MASK (0x3 << ADC_CR2_EXTEN_SHIFT)ADC_JSQR_JL_2CHANNELS (0x1 << ADC_JSQR_JL_LSB)INTMAX_MAXADC_CR1_DISCNUM_2CHANNELS (0x1 << 13)FMPI2C1_BASE (PERIPH_BASE_APB1 + 0x6000)ADC_CCR_DELAY_13ADCCLK (0x8 << 8)FMC_BANK5 (PERIPH_BASE_AHB3 + 0x60000000U)__ARM_FEATURE_FP16_SCALAR_ARITHMETICUINT_FAST32_MAX __UINT_FAST32_MAX____USACCUM_EPSILON__ 0x1P-8UHK__DBL_HAS_QUIET_NAN__ 1ADC_CCR_ADCPRE_MASK (0x3 << 16)__LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLRINT32_CDMA2_BASE (PERIPH_BASE_AHB1 + 0x6400)INT64_MIN__SACCUM_MAX__ 0X7FFFP-7HK__INTPTR_TYPE__ intUINT8_C__UINTPTR_TYPE__ unsigned intADC_SQR2(block) MMIO32((block) + 0x30)UINT16_C__REGISTER_PREFIX__ __FLT32_MAX__ 3.4028234663852886e+38F32__DBL_DIG__ 15__ULFRACT_EPSILON__ 0x1P-32ULRADC3 ADC3_BASE__SIZEOF_SIZE_T__ 4__UINT64_TYPE__ long long unsigned int__INT64_C(c) c ## LLADC_CR1_AWDIE (1 << 6)TPIU_BASE (PPBI_BASE + 0x40000)__LDBL_MIN__ 2.2250738585072014e-308LADC_JSQR_JSQ1_LSB 0__ARM_FEATURE_CDE__ACCUM_IBIT__ 16BKPSRAM_BASE (PERIPH_BASE_AHB1 + 0x4000)__GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"CORESIGHT_LAR_OFFSET 0xfb0ADC_CCR MMIO32(ADC_COMMON_REGISTERS_BASE + 0x4)short intADC_CSR_EOC3 (1 << 17)ADC_JOFR1(block) MMIO32((block) + 0x14)__UINT16_C(c) cADC_CCR_DDS (1 << 13)ADC_CSR_OVR1 (1 << 5)__UDA_IBIT__ 32modeUINT_LEAST32_MAXBIT2 (1<<2)__ATOMIC_RELAXED 0__ARM_FEATURE_COPROCTIM13_BASE (PERIPH_BASE_APB1 + 0x1c00)ADC1 ADC1_BASE__DBL_HAS_INFINITY__ 1FMC_BANK2 (PERIPH_BASE_AHB3 + 0x10000000U)__SIG_ATOMIC_MAX__ 0x7fffffffUINT_LEAST32_MAX __UINT_LEAST32_MAX____FLT64_MANT_DIG__ 53GPIO_PORT_K_BASE (PERIPH_BASE_AHB1 + 0x2800)ADC3_SR ADC_SR(ADC3)BIT5 (1<<5)BIT1 (1<<1)BIT26 (1<<26)INT_LEAST32_MAXADC_CCR_MULTI_DUAL_INTERLEAVED (0x07 << 0)__USES_INITFINI__ 1ADC_CCR_DELAY_14ADCCLK (0x9 << 8)adc_enable_vbat_sensor__DBL_DECIMAL_DIG__ 17BIT8 (1<<8)ADC3_JOFR1 ADC_JOFR1(ADC3)INT16_C(c) __INT16_C(c)ADC2_JDR2 ADC_JDR2(ADC2)__INT16_MAX__ 0x7fffADC_CR1_DISCNUM_8CHANNELS (0x7 << 13)__INT_WIDTH__ 32__ARM_FEATURE_SIMD32 1ADC1_SQR1 ADC_SQR1(ADC1)__QQ_FBIT__ 7RTC_BASE (PERIPH_BASE_APB1 + 0x2800)__SIG_ATOMIC_WIDTH__ 32__FLT64_EPSILON__ 2.2204460492503131e-16F64FSMC_BASE (PERIPH_BASE_AHB3 + 0x40000000U)ADC_JSQR_JSQ2_LSB 5ADC3_SMPR2 ADC_SMPR2(ADC3)__UTA_IBIT__ 64__ULLACCUM_IBIT__ 32ADC_CR2_EOCS (1 << 10)ADC_SQR1_L_MSK (0xf << ADC_SQR1_L_LSB)ADC3_JSQR ADC_JSQR(ADC3)__ULLFRACT_EPSILON__ 0x1P-64ULLRfalse 0__SIZEOF_WINT_T__ 4__ARM_FEATURE_UNALIGNED 1__GXX_TYPEINFO_EQUALITY_INLINE 0__LDBL_DECIMAL_DIG__ 17ADC1_JDR4 ADC_JDR4(ADC1)ADC_CR2_EXTEN_RISING_EDGE (0x1 << ADC_CR2_EXTEN_SHIFT)__LACCUM_MIN__ (-0X1P31LK-0X1P31LK)__INT_FAST8_MAX__ 0x7fffffff__FLT32_HAS_DENORM__ 1__FLT32X_HAS_DENORM__ 1__ULLACCUM_MIN__ 0.0ULLKADC3_JOFR2 ADC_JOFR2(ADC3)__INT_FAST32_WIDTH__ 32ADC2 ADC2_BASEADC_SMPR_SMP_15CYC 0x1ADC_CSR_STRT2 (1 << 12)ADC_SMPR_SMP_3CYC 0x0ADC_CCR_DMA_MODE_3 (0x3 << 14)__ARM_ASM_SYNTAX_UNIFIED__ 1ADC_CR2_JEXTSEL_TIM1_TRGO (0x1 << 16)ADC_JSQR_JL_3CHANNELS (0x2 << ADC_JSQR_JL_LSB)__UINT32_TYPE__ long unsigned intINTPTR_MAX __INTPTR_MAX____ARM_FEATURE_DOTPRODADC_CHANNEL14 0x0EADC1_SMPR2 ADC_SMPR2(ADC1)__ARM_PCS_VFP 1ADC_CR2_EXTSEL_TIM5_CC3 (0xC << 24)ADC_JSQR_JL_LSB 20ADC_CSR_STRT1 (1 << 4)__ULLFRACT_MIN__ 0.0ULLR_STDBOOL_H ADC_CHANNEL_TEMP_F42 18ADC_CR2_JEXTSEL_TIM1_CC4 (0x0 << 16)UART8_BASE (PERIPH_BASE_APB1 + 0x7c00)INT_LEAST64_MIN__GCC_CONSTRUCTIVE_SIZE 64__LLFRACT_IBIT__ 0uint32_tSYSCFG_BASE (PERIPH_BASE_APB2 + 0x3800)BIT12 (1<<12)ADC_COMMON_REGISTERS_BASE (ADC1_BASE+0x300)ADC_CR1_RES_SHIFT 24MPU_BASE (SCS_BASE + 0x0D90)__SACCUM_EPSILON__ 0x1P-7HK__GCC_ASM_FLAG_OUTPUTS__ 1ADC_CR2_JEXTEN_FALLING_EDGE (0x2 << ADC_CR2_JEXTEN_SHIFT)__ARM_FP 4ADC_CR1_AWDCH_CHANNEL2 (0x02 << 0)__UINT_FAST16_TYPE__ unsigned int__UHA_IBIT__ 8ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_INJECTED_SIMUL (0x01 << 0)__ACCUM_EPSILON__ 0x1P-15K__ULACCUM_EPSILON__ 0x1P-32ULK__LDBL_DIG__ 15POWER_CONTROL_BASE (PERIPH_BASE_APB1 + 0x7000)BIT16 (1<<16)UINT64_C__SIZE_WIDTH__ 32SIG_ATOMIC_MAXGPIO_PORT_E_BASE (PERIPH_BASE_AHB1 + 0x1000)__WINT_MIN__ 0UINT_LEAST16_MINUINT_LEAST64_MAX __UINT_LEAST64_MAX____FLT64_DIG__ 15__WINT_MAX__ 0xffffffffUBIT22 (1<<22)__INT_LEAST8_WIDTH__ 8EXTI_BASE (PERIPH_BASE_APB2 + 0x3C00)WWDG_BASE (PERIPH_BASE_APB1 + 0x2c00)ADC_CHANNEL4 0x04__INT_LEAST16_TYPE__ short int__DBL_MAX__ ((double)1.7976931348623157e+308L)ADC_CR1_AWDSGL (1 << 9)INT32_MIN__LLFRACT_FBIT__ 63__FLT32_HAS_INFINITY__ 1UINTMAX_CADC_CR2_EXTSEL_TIM5_CC1 (0xA << 24)ADC_CR1_DISCNUM_1CHANNELS (0x0 << 13)INT_FAST16_MAX __INT_FAST16_MAX____ARMEL__ 1ADC1_JOFR1 ADC_JOFR1(ADC1)__HQ_FBIT__ 15__bool_true_false_are_defined 1ADC_CR2_EXTSEL_TIM1_CC3 (0x2 << 24)ADC_CR1_AWDEN (1 << 23)ADC_CSR_JSTRT2 (1 << 11)I2C3_BASE (PERIPH_BASE_APB1 + 0x5C00)ETHERNET_BASE (PERIPH_BASE_AHB1 + 0x8000)__SIZE_MAX__ 0xffffffffUSPI2_BASE (PERIPH_BASE_APB1 + 0x3800)ADC3_JOFR3 ADC_JOFR3(ADC3)ADC1_JOFR3 ADC_JOFR3(ADC1)ADC_CR1_AWDCH_CHANNEL14 (0x0E << 0)__ARM_ARCHADC2_JDR1 ADC_JDR1(ADC2)__LONG_MAX__ 0x7fffffffLADC_CR2_ALIGN_RIGHT (0 << 11)ADC_CR1_EOCIE (1 << 5)ADC_CR2_EXTSEL_TIM2_TRGO (0x6 << 24)__ARM_FEATURE_LDREX 7ADC1_JOFR4 ADC_JOFR4(ADC1)PTRDIFF_MAXADC_CR2_EXTSEL_SHIFT 24__INTMAX_TYPE__ long long int__LLFRACT_EPSILON__ 0x1P-63LLRADC_CR1_RES_10BIT (0x1 << 24)__SFRACT_MAX__ 0X7FP-7HRCRYP_BASE (PERIPH_BASE_AHB2 + 0x60000)ADC_CR1_AWDCH_MAX 18ADC_CR2_JEXTSEL_SHIFT 16__WCHAR_WIDTH__ 32ADC1_SQR2 ADC_SQR2(ADC1)WINT_MAX__INT16_C(c) cINT_FAST16_MIN (-INT_FAST16_MAX - 1)__DA_IBIT__ 32__PTRDIFF_WIDTH__ 32RNG_BASE (PERIPH_BASE_AHB2 + 0x60800)ADC_CCR_MULTI_TRIPLE_INTERLEAVED (0x17 << 0)__ATOMIC_ACQ_REL 4ADC3_SQR1 ADC_SQR1(ADC3)ADC_CR1_DISCNUM_SHIFT 13__HQ_IBIT__ 0__DBL_MIN_10_EXP__ (-307)ADC2_JDR3 ADC_JDR3(ADC2)GPIO_PORT_J_BASE (PERIPH_BASE_AHB1 + 0x2400)__FLT32_NORM_MAX__ 3.4028234663852886e+38F32ADC1_BASE (PERIPH_BASE_APB2 + 0x2000)ADC_JSQR_JSQ2_MSK (0x1f << ADC_JSQR_JSQ2_LSB)UINT64_C(c) __UINT64_C(c)ADC_JSQR_JSQ3_LSB 10__UINTMAX_MAX__ 0xffffffffffffffffULL__DBL_MANT_DIG__ 53__ULFRACT_IBIT__ 0ADC_CR2_JEXTEN_SHIFT 20ADC2_SQR2 ADC_SQR2(ADC2)INT_FAST16_MAXITR_BASE (SCS_BASE + 0x0000)__INT_MAX__ 0x7fffffff__INT_LEAST64_TYPE__ long long intADC_CR2(block) MMIO32((block) + 0x08)__ARM_FEATURE_CDE_COPROCADC_CSR_STRT3 (1 << 20)ADC_CCR_MULTI_DUAL_REG_SIMUL_AND_ALTERNATE_TRIG (0x02 << 0)UINT32_CADC2_BASE (PERIPH_BASE_APB2 + 0x2100)GCC: (15:12.2.rel1-1) 12.2.1 20221205 | 4B*A   A3aeabi)7E-M M  "   24 "$&(*,.06?p8l  58  4$*H[radc_common_f47.c$t$dwm4.0.abb921a0aaad2653e18524772a7677abwm4.common.h.21.c9066c2f6b12c71b40226ea6107829a4wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444fwm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34wm4.common.h.67.5c568a1f62c8e726909b04e29f9e1fc0wm4.memorymap.h.21.8c90486dae5eea2d8efddd23fe5d09d9wm4.memorymap.h.28.d4265628b39d8c27901d9acd2ab09e64wm4.adc_common_v1.h.36.478c16e506f4ae2ee70d3093793a5fdcwm4.adc_common_v1_multi.h.45.a9ffdcd68273daf77ecfa44fd91d9834wm4.adc.h.45.05be8978f67a218a1c3ff45a7508018fadc_set_sample_timeadc_set_sample_time_on_all_channelsadc_set_multi_modeadc_enable_vbat_sensoradc_disable_vbat_sensor "&-4;BIN[bgt{   #;DHMVZ_hlo  ( 0   %'-7@HN Ybj!p"v# #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{ #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{ #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{     # ) / 5 ; A G M S Y _ e k q w }                            % + 1 7 = C I O U [ a g m s y          #)/5;AGMSY_ekqx  '.5<CJQX_fmt{#*18?FMT[bipw~ &-4;BI  #)/5;AGMSY_ekqw} #)/5;AGMSY_ekq #)/5;AGMSY_ekqw} %+17=CIOU[agmsy  '.5<CJQX_fmt #)/5;AGMSY_ekqw} &-4;BIPW^elsz ")07>ELSZahov} %,3:AHOV]dkry !(/6=D #)/5;AGMSY_ekqw} %,3:AHOV]dkry !(/6=DKRY`gnu| #)/5;AGMSY_ekqw} &-4;BIPW^elsz  $,$0D$H T$X d$h.symtab.strtab.shstrtab.text.data.bss.text.adc_set_sample_time.text.adc_set_sample_time_on_all_channels.text.adc_set_multi_mode.text.adc_enable_vbat_sensor.text.adc_disable_vbat_sensor.rel.debug_info.debug_abbrev.rel.debug_loclists.rel.debug_aranges.rel.debug_rnglists.rel.debug_macro.rel.debug_line.debug_str.comment.rel.debug_frame.ARM.attributes.groups4 9%s@ 9&sL 9'sX 9(sd 9)sp 9*s| 9+s 9,s 9-s 9.!',4F*p  4Hr @P`9 @(9@ @آ09 +  @(9!~ @0x9!  @09!- @ر 9 !IN @9"!" @е(9$! @09&!v @(9(!y @(9*!I @9,! @X9.! @X 902l . @x(92>0_#vI0'V pR @P96cp4Ě:; Ğz