ELF(@4(*) !"e; !Q'jC i8[intLL$ > % y$ > '?@( p(IPx Ark5u>{] ??j_WF _9#hG)U[b tQ.IP  ,j\#$ yfdt^h$ /)aF,!9qh{v>~!#^d(=i]L :t3%gg)N0!~i;VvBvu<}x_:8mADyzbVM{FuF}l0n7m~;M@' 4"4 5mWAv)z24 <i|70 j6%+DZ=ypN_}qJ`` DfE? OKON>:C>MqL[2 B[[%+)7R1{c0~`hX4|`>7mvJ{6(kft}NR!(KKjoUCT(,' @X/DD\<Xt  T R8h}UI<pAw., &Glu F|U;?hFn[MvLZG^  6/acSELp2&y89z 3'}' 3-Zh;JWJ&GYBF{W07PS ^~`^oh-w s?fz@nrXodY]gsc-3M;fiY7tFBW+G?MQUpL^p/\Cn5t)_bD XEb8\)>{ -eBzEv-r85DYO8$Go2PcY5p@YoUk8r51W8DOy,9em5F;Tx{C\s!c?,$Vw7E3t 9TyOKf'3W'Iu4Ir@c@&/mP}qkPi!,#K< aoqcl4O!a".)V^Wdje=fkQgiXjkPnDo1pgcqj3tBFuK/xYy.Bz#w{i ~2 }S~dw!{:b :"pfNc&HxIDqTI?eEs;l0y_$XutVW|  AaU=z?$XGRAUXOjm&g]g#hkQH =u}wZw+Rr!0&H'yo2wCe/DAEFDTI*1L|QRlSfkTCUlVlWDXYGmZE[R \W]ds^_ 8`Xa/ubc:d6Ze8f6Yg3vhi/;j [kllm=n]o;pj,<lM" %FH*.0i8~e?A@`BuCwADEErICJr`L| MU'OH}PZQRXTV3WFMYP}J=>(T$N;4[-@5^S:z;q@e\AYLB"HC2KD!I?GJUKPQQR%0S}XVYZ@[pT``a(b"nc2d;+iH jkOl!mkng?sRtduz|G{ .fAi=O hdgH H b7(VmmnS: @^A3qoZ:7"/x\aWU9F ]Pq. Q"[&]9XavC\yIZ#n1<YtiN9%G3L+Sf 7N3CS n5TPd#3`q:>3^'*&q 68U`OnZ}0XXid7{Ky6p,HX&n}:=zXJ*3{*2m=N\Y1L[!z,Mp<%T~g%GjeNDU1daJ ]DK.g XAa/@MF+R_C.@E 'T3N|~"4D,fxf(&',xuR|skV0y "=n^edH:_y?%vcK w c%m(iESGN7Hx>t}x|NdydOc'}maeJ5b^j f(F P>OO=08bGE#,u"3X(^?1D9D} EWMy D!_%I[L-)>Q3pB)15F6+p[ t2q~]/krs8yYr"0m:-;`U d|4|yb{ +DSw9D~_hp ~?3,.V*N^ iWrEg":A -Dl?k5T,3 sbrZzL2_sDw* eN7=;_6(Sm?|l+M~]q8_| M`PhK08s@k)|H[.2l(c >Deb]*.?Cy%n;piT3BCL Js/oLiR,rCa@~0A (-\wL|!z,3*1@Ao*D-B'Xt$]LntN7Zj%gqPd_{)mWQ ../common../../../include/libopencm3/stm32/common../../../include/libopencm3/cm3/usr/lib/gcc/arm-none-eabi/12.2.1/include../../../include/libopencm3/stm32../../../include/libopencm3/stm32/f4dsi_common_f47.cdsi_common_f47.hcommon.hstdint.hstdbool.hmemorymap.hmemorymap.hmemorymap.hSCB_BASE (SCS_BASE + 0x0D00)__UHA_FBIT__ 8__ARM_FEATURE_CLZ 1DSI_WPCR2_TCLKZERO_SHIFT 8__FLT64_DENORM_MIN__ 4.9406564584124654e-324F64CORESIGHT_LSR_SLK (1<<1)__GCC_ATOMIC_WCHAR_T_LOCK_FREE 2DSI_TCCR0_LPRX_TOCNT_MASK 0xffff__CHAR_UNSIGNED__ 1USART3_BASE (PERIPH_BASE_APB1 + 0x4800)DSI_ISR0 MMIO32(DSI_BASE + 0xBCU)DSI_FIR0_FAE13 (1 << 13)DSI_FIR1_FECCSE (1 << 2)__FLT64_HAS_INFINITY__ 1ADC3_BASE (PERIPH_BASE_APB2 + 0x2200)DSI_ISR0_AE10 (1 << 10)__LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)__GNUC_MINOR__ 2__GCC_DESTRUCTIVE_SIZE 64__LACCUM_EPSILON__ 0x1P-31LK__PTRDIFF_MAX__ 0x7fffffff__ARM_FEATURE_FMA 1DSI_FIR1_FTOHSTX (1 << 0)__SACCUM_MIN__ (-0X1P7HK-0X1P7HK)DSI_CMCR_GSR2TX (1 << 13)__INTMAX_MAX__ 0x7fffffffffffffffLLDSI_WPCR2_THSTRAIL_SHIFT 24__TQ_IBIT__ 0__FLT64_DECIMAL_DIG__ 17__LDBL_MIN__ 2.2250738585072014e-308LINT_FAST64_MAX__ATOMIC_CONSUME 1__ULACCUM_FBIT__ 32__WCHAR_MAX__ 0xffffffffUDSI_VPCR_VPSIZE_MASK 0x3fffDSI_WRPCR_IDF_DIV_5 5DSI_LCCR_COLC_MASK 0xfDSI_PSR_UAN1 (1 << 8)INT64_MAX __INT64_MAX__INTMAX_MIN__SIZEOF_LONG_LONG__ 8__DBL_MAX_10_EXP__ 308DSI_IER0_AE15IE (1 << 15)__FRACT_MIN__ (-0.5R-0.5R)__ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLKDSI_GPDR_BYTE4_SHIFT 24__USACCUM_MAX__ 0XFFFFP-8UHK__SFRACT_FBIT__ 7__INTMAX_WIDTH__ 64DSI_VMCR_LPVBPE (1 << 9)__ARM_FEATURE_BF16_SCALAR_ARITHMETIC__SQ_IBIT__ 0LIBOPENCM3_DEPRECATED(x) __attribute__((deprecated(x)))__SIZE_TYPE__ unsigned intDSI_LVCIDR_VCID_MASK 0x3__FLT_HAS_DENORM__ 1__INT8_TYPE__ signed char__FLT32_MIN__ 1.1754943508222875e-38F32DSI_GPSR MMIO32(DSI_BASE + 0x74U)__USACCUM_MIN__ 0.0UHK__FLT32_DECIMAL_DIG__ 9__DECIMAL_DIG__ 17__LDBL_MIN_EXP__ (-1021)__LDBL_MANT_DIG__ 53DSI_WCFGR_COLMUX_MASK 7INT64_MIN (-INT64_MAX - 1)DSI_VHSACCR MMIO32(DSI_BASE + 0x148U)__ARM_SIZEOF_MINIMAL_ENUM 1__UINT8_C(c) c__INT16_TYPE__ short inttrue 1INT_LEAST32_MINDSI_WCFGR_COLMUX_SHIFT 1DSI_IER0_AE12IE (1 << 12)UINT_FAST32_MAXDSI_VCCR MMIO32(DSI_BASE + 0x40U)FMC_BASE (PERIPH_BASE_AHB3 + 0x40000000U)DSI_WISR_RRIF (1 << 13)DSI_VVSACCR MMIO32(DSI_BASE + 0x154U)DSI_CLTCR_LP2HS_TIME_MASK 0x3ffDSI_WRPCR_IDF_SHIFT 11INT_FAST64_MAX __INT_FAST64_MAX____GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1DSI_TCCR0_HSTX_TOCNT_SHIFT 16__UINT_LEAST16_MAX__ 0xffff__STDC_HOSTED__ 1__ULLFRACT_FBIT__ 64DSI_FIR0_FAE11 (1 << 11)__SIG_ATOMIC_TYPE__ intI2S3_EXT_BASE (PERIPH_BASE_APB1 + 0x4000)DSI_CMCR_ARE (1 << 1)USART1_BASE (PERIPH_BASE_APB2 + 0x1000)__INT_FAST64_TYPE__ long long int__WINT_TYPE__ unsigned intDSI_VPCCR_VPSIZE_SHIFT 0DSI_GPDR_BYTE3_SHIFT 16DSI_LPMCCR_LPSIZE_MASK 0xffDSI_VVBPCR_VBP_MASK 0x3ffDSI_PCR MMIO32(DSI_BASE + 0x2cU)INT32_MIN (-INT32_MAX - 1)USB_OTG_HS_BASE (PERIPH_BASE_AHB1 + 0x20000)__FLT32_MAX_10_EXP__ 38QUADSPI_BASE (PERIPH_BASE_AHB3 + 0x40001000U)DSI_IER1_GCWREIE (1 << 8)__USFRACT_MAX__ 0XFFP-8UHR__FP_FAST_FMAF32 1__UINTPTR_MAX__ 0xffffffffUDSI_FIR1_FEOTPE (1 << 6)__FLT32_MIN_EXP__ (-125)DSI_VMCR_VMT_SHIFT 0DSI_VLCCR_HLINE_SHIFT 0UINT32_MAX __UINT32_MAX__DSI_VCCR_NUMC_MASK 0x1fff__ULFRACT_FBIT__ 32__FLT64_MIN_10_EXP__ (-307)__GNUC_EXECUTION_CHARSET_NAME "UTF-8"__HA_FBIT__ 7BIT10 (1<<10)__INT_FAST64_WIDTH__ 64__STDC_VERSION__ 199901LINT_LEAST64_MAX __INT_LEAST64_MAX__DSI_FIR0_FAE8 (1 << 8)__SFRACT_EPSILON__ 0x1P-7HRDSI_WIFCR_CRRIF (1 << 13)DSI_PUCR_URDL (1 << 2)DSI_IER1_GPRDEIE (1 << 11)__INT32_C(c) c ## LUINT32_C(c) __UINT32_C(c)__ORDER_BIG_ENDIAN__ 4321SIZE_MAXDSI_ISR0_AE1 (1 << 1)DSI_WPCR0_CDOFFDL (1 << 14)__SQ_FBIT__ 31DSI_VMCR_FBTAAE (1 << 14)DWT_BASE (PPBI_BASE + 0x1000)INT_LEAST32_MIN (-INT_LEAST32_MAX - 1)DSI_WPCR0_UIX4_MASK 0x3fFMC_BANK6 (PERIPH_BASE_AHB3 + 0x70000000U)DSI_VHSACCR_HSA_SHIFT 0__UHQ_FBIT__ 16DSI_FIR1_FCRCE (1 << 4)__FLT64_MIN_EXP__ (-1021)DSI_ISR1_GPRDE (1 << 11)LPTIM1_BASE (PERIPH_BASE_APB1 + 0x2400)DSI_PSR_UAN0 (1 << 5)__UINT_FAST8_MAX__ 0xffffffffUDSI_CMCR_GSR0TX (1 << 11)DSI_VPCR_VPSIZE_SHIFT 0UINT16_C(c) __UINT16_C(c)DSI_LCOLCR MMIO32(DSI_BASE + 0x10U)__LACCUM_IBIT__ 32__INT_FAST16_WIDTH__ 32DSI_CLCR_ACR (1 << 1)INTMAX_C__VERSION__ "12.2.1 20221205"__VFP_FP__ 1DSI_TCCR3_HSWR_TOCNT_MASK 0xffff__LLFRACT_MIN__ (-0.5LLR-0.5LLR)INT_FAST8_MAXDSI_CMCR_DLWTX (1 << 19)__UINT_FAST16_MAX__ 0xffffffffUDSI_PSR_RUE0 (1 << 6)DSI_WRPCR_ODF_DIV_4 2QUADSPI_BANK (PERIPH_BASE_AHB3 + 0x30000000U)INT64_C(c) __INT64_C(c)__INTPTR_MAX__ 0x7fffffffDSI_FIR0_FPE3 (1 << 19)__GCC_IEC_559_COMPLEX 0PERIPH_BASE (0x40000000U)DSI_IER0_AE10IE (1 << 10)WCHAR_MAX __WCHAR_MAX__DSI_VMCCR_LPVSAE (1 << 2)__FLT32X_HAS_INFINITY__ 1UINT_FAST16_MAX __UINT_FAST16_MAX__DSI_WPCR3_THSZERO_SHIFT 0__UINT_LEAST8_TYPE__ unsigned charDSI_WPCR0_FTXSMCL (1 << 12)DSI_LPMCR MMIO32(DSI_BASE + 0x18U)__ACCUM_FBIT__ 15PERIPH_BASE_APB2 (PERIPH_BASE + 0x10000)__UACCUM_IBIT__ 16long intUINT8_MAXIWDG_BASE (PERIPH_BASE_APB1 + 0x3000)SIZE_MAX __SIZE_MAX__DSI_VVFPCCR_VFP_MASK 0x3ffST_TSENSE_CAL1_30C MMIO16(0x1FFF7A2C)__FLT32X_DECIMAL_DIG__ 17__DBL_MIN__ ((double)2.2250738585072014e-308L)__FLT32X_HAS_QUIET_NAN__ 1SDIO_BASE (PERIPH_BASE_APB2 + 0x2C00)__FLT32X_EPSILON__ 2.2204460492503131e-16F32xDSI_WIER_TEIE (1 << 0)DSI_WPCR2_TCLKPREP_SHIFT 0NVIC_BASE (SCS_BASE + 0x0100)__INT_FAST8_TYPE__ intBIT13 (1<<13)__UDA_FBIT__ 32USART2_BASE (PERIPH_BASE_APB1 + 0x4400)DSI_VVBPCCR_VBP_SHIFT 0__UINTMAX_C(c) c ## ULLDSI_ISR0_AE4 (1 << 4)__SIZEOF_POINTER__ 4GPIO_PORT_D_BASE (PERIPH_BASE_AHB1 + 0x0C00)__GCC_ATOMIC_BOOL_LOCK_FREE 2BIT4 (1<<4)UINT_FAST64_MAXBIT0 (1<<0)INT_FAST32_MAX__ARM_NEON____FLT32_MAX_EXP__ 128UINT_LEAST8_MAX __UINT_LEAST8_MAX____THUMB_INTERWORK__ 1__ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLRDSI_ISR0_PE2 (1 << 18)TIM1_BASE (PERIPH_BASE_APB2 + 0x0000)short unsigned intBBIO_PERIPH(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x42000000 + (bit) * 4)I2C2_BASE (PERIPH_BASE_APB1 + 0x5800)BIT7 (1<<7)BIT17 (1<<17)__FLT32X_MIN_10_EXP__ (-307)DSI_WPCR1_HSTXSRCCL_SHIFT 16UINT8_MAX __UINT8_MAX____CHAR32_TYPE__ long unsigned intSIG_ATOMIC_MIN__ARM_FEATURE_FP16_VECTOR_ARITHMETICLIBOPENCM3_CM3_COMMON_H BIT23 (1<<23)__DBL_IS_IEC_60559__ 2__UINT_FAST32_MAX__ 0xffffffffU__DEC_EVAL_METHOD__ 2__FLT_MAX_EXP__ 128__SIZEOF_LONG__ 4WINT_MIN __WINT_MIN__DSI_WPCR1_LPRXFT_SHIFT 25DSI_WPCR1 MMIO32(DSI_BASE + 0x41CU)DSI_TCCR4_LPWR_TOCNT_SHIFT 0__SIZEOF_DOUBLE__ 8__INT_LEAST32_WIDTH__ 32DSI_LPCR_HSP (1 << 2)__FLT32X_MIN_EXP__ (-1021)DSI_GHCR_DT_SHIFT 0GNU C99 12.2.1 20221205 -mcpu=cortex-m4 -mthumb -mfloat-abi=hard -mfpu=fpv4-sp-d16 -march=armv7e-m+fp -ggdb3 -Os -std=c99 -fno-common -ffunction-sections -fdata-sectionsDSI_ISR0_AE5 (1 << 5)BIT27 (1<<27)DSI_MCR_CMDM (1 << 0)DSI_GVCIDR_VCID_MASK 0x3DSI_WISR_ERIF (1 << 1)DSI_IER1_PSEIE (1 << 5)__UTA_FBIT__ 64INTMAX_C(c) __INTMAX_C(c)__FLT_DECIMAL_DIG__ 9DSI_WPCR1_HSTXSRCDL_SHIFT 18__thumb__ 1DSI_PCR_CRCRXE (1 << 4)__INT_LEAST32_MAX__ 0x7fffffffLLIBOPENCM3_MEMORYMAP_COMMON_H signed charDSI_TCCR3_HSWR_TOCNT_SHIFT 0DSI_IER1_LPWREIE (1 << 7)INT8_MAXINTMAX_MIN (-INTMAX_MAX - 1)DSI_WCFGR_TEPOL (1 << 5)INT32_C(c) __INT32_C(c)DSI_CLTCR_LP2HS_TIME_SHIFT 0FMC_BANK1 (PERIPH_BASE_AHB3)__GNUC_STDC_INLINE__ 1DSI_IER1_TOLPRXIE (1 << 1)__FRACT_FBIT__ 15DSI_WISR MMIO32(DSI_BASE + 0x40CU)__LLACCUM_EPSILON__ 0x1P-31LLK__GNUC_PATCHLEVEL__ 1__GCC_ATOMIC_CHAR32_T_LOCK_FREE 2DSI_VMCCR MMIO32(DSI_BASE + 0x138U)PTRDIFF_MIN__DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)UINTPTR_MAX __UINTPTR_MAX____ARM_ARCH_PROFILE 77__LACCUM_FBIT__ 31DSI_IER0_AE6IE (1 << 6)__FLT64_MAX_10_EXP__ 308DSI_TCCR0_LPRX_TOCNT_SHIFT 0MMIO32(addr) (*(volatile uint32_t *)(addr))WINT_MINDSI_VLCR_HLINE_SHIFT 0__UINT_FAST32_TYPE__ unsigned intunsigned charEND_DECLS __SIZEOF_FLOAT__ 4__FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32xUINT64_MAX__FLT_MAX_10_EXP__ 38DSI_WCFGR MMIO32(DSI_BASE + 0x400U)TIM6_BASE (PERIPH_BASE_APB1 + 0x1000)__FRACT_MAX__ 0X7FFFP-15RDSI_IER0_PE1IE (1 << 17)TIM3_BASE (PERIPH_BASE_APB1 + 0x0400)INT_LEAST32_MAX __INT_LEAST32_MAX__DSI_VMCR_PGO (1 << 24)__INT_FAST32_MAX__ 0x7fffffff__ATOMIC_SEQ_CST 5DSI_PSR_PSSC (1 << 2)DSI_WIER MMIO32(DSI_BASE + 0x408U)DSI_GPDR MMIO32(DSI_BASE + 0x70U)DSI_PSR MMIO32(DSI_BASE + 0xB0U)DSI_WCR_DSIEN (1 << 3)DSI_WPCR2_TCLKPREP_MASK 0xffDSI_VNPCCR_NPSIZE_MASK 0x1fffGPIO_PORT_B_BASE (PERIPH_BASE_AHB1 + 0x0400)DSI_ISR1_TOLPRX (1 << 1)DSI_VVSACR_VSA_MASK 0x3ff__UINT16_MAX__ 0xffffDSI_PCONFR_NL_1LANE 0DSI_WPCR3_TLPXD_SHIFT 8__TQ_FBIT__ 127__SHRT_MAX__ 0x7fffDSI_FIR0_FAE7 (1 << 7)DSI_CLTCR_HS2LP_TIME_SHIFT 16__USQ_FBIT__ 32../common/dsi_common_f47.cINT_FAST16_MINDSI_PCR_BTAE (1 << 2)DSI_CCR_TXECKDIV_MASK 0xff__thumb2__ 1__ULLACCUM_FBIT__ 32DSI_ISR0_AE0 (1 << 0)DSI_VHBPCCR_HBP_MASK 0xfffDSI_VHSACR_HSA_MASK 0xfffDSI_VVFPCR MMIO32(DSI_BASE + 0x5CU)DSI_FIR0_FPE4 (1 << 20)INT_FAST32_MIN (-INT_FAST32_MAX - 1)__STRICT_ANSI__ 1DSI_LCVCIDR MMIO32(DSI_BASE + 0x10CU)FLASH_MEM_INTERFACE_BASE (PERIPH_BASE_AHB1 + 0x3C00)DMA1_BASE (PERIPH_BASE_AHB1 + 0x6000)DSI_IER1_TOHSTXIE (1 << 0)UINT_LEAST8_MAXINT_LEAST8_MAXUINT8_C(c) __UINT8_C(c)__SIZEOF_LONG_DOUBLE__ 8CRC_BASE (PERIPH_BASE_AHB1 + 0x3000)DSI_GHCR_DATA1_MASK 0xffDSI_CMCR_MRDPS (1 << 24)__PRAGMA_REDEFINE_EXTNAME 1__WCHAR_TYPE__ unsigned intWINT_MAX __WINT_MAX____USA_IBIT__ 16__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1PTRDIFF_MIN (-PTRDIFF_MAX - 1)UART5_BASE (PERIPH_BASE_APB1 + 0x5000)DESIG_UNIQUE_ID2 MMIO32(DESIG_UNIQUE_ID_BASE + 8)DSI_DLTCR_MRD_TIME_SHIFT 0DSI_WRPCR_IDF_DIV_3 3__UINT_FAST64_TYPE__ long long unsigned intDSI_FIR0_FAE6 (1 << 6)GPIO_PORT_F_BASE (PERIPH_BASE_AHB1 + 0x1400)TIM12_BASE (PERIPH_BASE_APB1 + 0x1800)__FLT_MIN__ 1.1754943508222875e-38FDSI_ISR1_PSE (1 << 5)SPI6_BASE (PERIPH_BASE_APB2 + 0x5400)DSI_GHCR_DT_MASK 0x3f__FDPIC____UFRACT_MIN__ 0.0URTIM11_BASE (PERIPH_BASE_APB2 + 0x4800)__FLT32_IS_IEC_60559__ 2DSI_VVFPCR_VFP_MASK 0x3ffDSI_ISR0_AE14 (1 << 14)INT_FAST64_MINDSI_TCCR1 MMIO32(DSI_BASE + 0x7CU)__USFRACT_IBIT__ 0DSI_WRPCR_ODF_DIV_1 0__LDBL_EPSILON__ 2.2204460492503131e-16LUSART6_BASE (PERIPH_BASE_APB2 + 0x1400)__USFRACT_MIN__ 0.0UHR__ARM_NEONDSI_IER0_AE4IE (1 << 4)DCMI_BASE (PERIPH_BASE_AHB2 + 0x50000)__UINT8_MAX__ 0xffDSI_PSR_PSS1 (1 << 7)DSI_LPMCR_LPSIZE_SHIFT 16__LDBL_MAX_EXP__ 1024DSI_VMCR_VMT_NON_BURST_PULSE 0x0DSI_FIR0_FPE2 (1 << 18)LIBOPENCM3_MEMORYMAP_H DSI_ISR0_AE15 (1 << 15)DSI_WIER_PLLLIE (1 << 9)__DBL_HAS_DENORM__ 1DESIG_UNIQUE_ID0 MMIO32(DESIG_UNIQUE_ID_BASE)DSI_WPCR0_PDEN (1 << 18)GPIO_PORT_G_BASE (PERIPH_BASE_AHB1 + 0x1800)DSI_FIR1_FGPRXE (1 << 12)__DA_FBIT__ 31DSI_WPCR0_THSZEROEN (1 << 23)DSI_WRPCR_NDIV_MASK 0x7f__GXX_ABI_VERSION 1017DSI_FIR0_FAE2 (1 << 2)__INT_LEAST16_MAX__ 0x7fff__FLT_DENORM_MIN__ 1.4012984643248171e-45FPERIPH_BASE_AHB3 0x60000000UDSI_WPCR3_THSZERO_MASK 0xffRCC_BASE (PERIPH_BASE_AHB1 + 0x3800)__ULLACCUM_EPSILON__ 0x1P-32ULLKDSI_VNPCCR MMIO32(DSI_BASE + 0x144U)DSI_TCCR3_PM (1 << 24)DSI_WPCR0_SWDL1 (1 << 8)INT_LEAST8_MAX __INT_LEAST8_MAX__DSI_VMCCR_LPHFE (1 << 7)__UINT32_C(c) c ## ULDSI_LPMCR_VLPSIZE_MASK 0xff__UACCUM_MIN__ 0.0UKDSI_WISR_PLLUIF (1 << 10)DSI_FIR1_FGCWRE (1 << 8)__FLT_EPSILON__ 1.1920928955078125e-7FDSI_PTTCR_TX_TRIG_1 0x1TIM5_BASE (PERIPH_BASE_APB1 + 0x0c00)DSI_TCCR0 MMIO32(DSI_BASE + 0x78U)DSI_ISR0_AE13 (1 << 13)__ARM_ARCH_ISA_THUMBDSI_VVFPCCR MMIO32(DSI_BASE + 0x15CU)DSI_WPCR3_TLPXD_MASK 0xff__ARM_FEATURE_MATMUL_INT8__UINT8_TYPE__ unsigned charDSI_FIR0 MMIO32(DSI_BASE + 0xD8U)LIBOPENCM3_CM3_MEMORYMAP_H __GCC_ATOMIC_SHORT_LOCK_FREE 2DSI_WPCR3 MMIO32(DSI_BASE + 0x424U)DSI_FIR0_FAE3 (1 << 3)__USACCUM_FBIT__ 8__GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1DSI_WRPCR_ODF_SHIFT 16DSI_LCCR_LPE (1 << 8)DSI_VLCCR_HLINE_MASK 0x7fffFMC_BANK3 (PERIPH_BASE_AHB3 + 0x20000000U)SCS_BASE (PPBI_BASE + 0xE000)DSI_VCCCR_NUMC_SHIFT 0DSI_PTTCR_TX_TRIG_3 0x4DSI_WPCR0_THSPREPEN (1 << 21)SPI3_BASE (PERIPH_BASE_APB1 + 0x3c00)__FLT32_HAS_QUIET_NAN__ 1I2C1_BASE (PERIPH_BASE_APB1 + 0x5400)DSI_VMCR MMIO32(DSI_BASE + 0x38U)__LDBL_HAS_INFINITY__ 1DSI_PTTCR MMIO32(DSI_BASE + 0xACU)__TA_FBIT__ 63UINT16_MAX __UINT16_MAX__MMIO8(addr) (*(volatile uint8_t *)(addr))__FLT32X_MAX_10_EXP__ 308DSI_FIR1_FTOLPRX (1 << 1)__ARM_ARCH_EXT_IDIV__ 1DSI_WPCR1_HSTXDDL_MASK 0x3DSI_VHBPCR MMIO32(DSI_BASE + 0x4CU)bool _BoolDSI_LCOLCR_COLC_SHIFT 0DSI_IER1_CRCEIE (1 << 4)DSI_ISR0_AE3 (1 << 3)UINTMAX_MAX __UINTMAX_MAX____SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)DSI_WPCR0_TCLKPOSTEN (1 << 27)__UINT_LEAST8_MAX__ 0xffDSI_LCVCIDR_VCID_SHIFT 0DSI_WPCR4 MMIO32(DSI_BASE + 0x428U)BBIO_SRAM(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x22000000 + (bit) * 4)DSI_FIR0_FAE15 (1 << 15)DSI_CLCR_DPCC (1 << 0)INT16_MAX __INT16_MAX____FP_FAST_FMAF 1DSI_PCONFR_SW_TIME_SHIFT 8DSI_FIR1_FGPRDE (1 << 11)__FLT32X_IS_IEC_60559__ 2DSI_TCCR4_LPWR_TOCNT_MASK 0xffffPERIPH_BASE_APB1 (PERIPH_BASE + 0x00000)DSI_FIR1_FPSE (1 << 5)DSI_LPMCR_VLPSIZE_SHIFT 0UINT32_MAXDSI_WPCR0_TCLKZEROEN (1 << 20)__INT_LEAST16_WIDTH__ 16DSI_WCFGR_TESRC (1 << 4)SPI1_BASE (PERIPH_BASE_APB2 + 0x3000)__ARM_FEATURE_FP16_FMLDSI_GHCR_VCID_SHIFT 6DSI_PSR_PSS0 (1 << 4)INT16_MIN (-INT16_MAX - 1)__USFRACT_EPSILON__ 0x1P-8UHRDSI_VCCCR MMIO32(DSI_BASE + 0x140U)__USFRACT_FBIT__ 8DSI_VVFPCCR_VFP_SHIFT 0CORESIGHT_LSR_SLI (1<<0)__USER_LABEL_PREFIX__ __UINT64_MAX__ 0xffffffffffffffffULLINT_FAST8_MININT_FAST8_MAX __INT_FAST8_MAX____ARM_ARCH_7EM__ 1__UINT32_MAX__ 0xffffffffULDSI_LPMCCR_VLPSIZE_MASK 0xffGPIO_PORT_A_BASE (PERIPH_BASE_AHB1 + 0x0000)DSI_ISR0_PE4 (1 << 20)DSI_VVBPCCR_VBP_MAST 0x3ff__INT_LEAST8_MAX__ 0x7f__GCC_ATOMIC_POINTER_LOCK_FREE 2__ARM_FEATURE_QBIT 1__ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK__ATOMIC_ACQUIRE 2__ARM_FEATURE_COMPLEXDSI_FIR1_FGPTXE (1 << 10)DSI_GHCR_WCLSB_SHIFT 8__ARM_SIZEOF_WCHAR_T 4__FLT32X_MAX_EXP__ 1024DSI_BASE (PERIPH_BASE_APB2 + 0x6C00)DSI_FIR1_FGPWRE (1 << 9)DSI_WIER_PLLUIE (1 << 10)DSI_GPSR_CMDFF (1 << 1)__UINT_LEAST32_MAX__ 0xffffffffULDMA2D_BASE (PERIPH_BASE_AHB1 + 0xB000U)__DBL_EPSILON__ ((double)2.2204460492503131e-16L)INT_FAST8_MIN (-INT_FAST8_MAX - 1)__LFRACT_MIN__ (-0.5LR-0.5LR)DSI_WRPCR_IDF_DIV_1 1DSI_GPSR_PWRFF (1 << 3)__INT_LEAST64_WIDTH__ 64__FLT_HAS_INFINITY__ 1DSI_IER0_AE14IE (1 << 14)__ACCUM_MAX__ 0X7FFFFFFFP-15KDSI_WCR_COLM (1 << 0)__INT8_MAX__ 0x7fBIT14 (1<<14)DSI_WPCR0_TLPXCEN (1 << 26)DSI_GPDR_BYTE3_MASK 0xff__GCC_HAVE_DWARF2_CFI_ASM 1__ARM_FEATURE_CRC32__SFRACT_MIN__ (-0.5HR-0.5HR)long unsigned int__SA_IBIT__ 16DSI_IER1_ECCMEIE (1 << 3)__SHRT_WIDTH__ 16BIT20 (1<<20)__ARM_FEATURE_MVE__ARM_FP16_FORMAT_IEEE__UINT16_TYPE__ short unsigned intDSI_FIR0_FAE14 (1 << 14)DSI_VVACR MMIO32(DSI_BASE + 0x60U)TIM14_BASE (PERIPH_BASE_APB1 + 0x2000)DSI_VMCCR_LPVFPE (1 << 4)UINT_LEAST16_MAX __UINT_LEAST16_MAX__DSI_VVSACR MMIO32(DSI_BASE + 0x54U)INT_FAST32_MINDSI_LCCCR MMIO32(DSI_BASE + 0x110U)__FLT_EVAL_METHOD_TS_18661_3__ 0__SCHAR_WIDTH__ 8DSI_GHCR_DATA0_MASK 0xffBIT18 (1<<18)UINT_FAST16_MAX__UINT_FAST8_TYPE__ unsigned intDSI_TCCR1_HSRD_TOCNT_MASK 0xffff__LLACCUM_IBIT__ 32DSI_VCCR_NUMC_SHIFT 0__FRACT_EPSILON__ 0x1P-15RBIT24 (1<<24)DSI_WIER_RRIE (1 << 13)__FLT64_MAX__ 1.7976931348623157e+308F64__INT32_MAX__ 0x7fffffffLDSI_WPCR1_LPRXFT_MASK 0x3LTDC_BASE (PERIPH_BASE_APB2 + 0x6800)UINTMAX_MAXDSI_LCCR_COLC_SHIFT 0BIT30 (1<<30)__INT_LEAST64_MAX__ 0x7fffffffffffffffLLDSI_CMCR_DSR0TX (1 << 18)__ARM_FEATURE_BF16_VECTOR_ARITHMETICDSI_DLTCR_HS2LP_TIME_SHIFT 24PPBI_BASE (0xE0000000U)__FLT32_MANT_DIG__ 24SAI1_BASE (PERIPH_BASE_APB2 + 0x5800)__FLT32_DENORM_MIN__ 1.4012984643248171e-45F32__UINT64_C(c) c ## ULL__UINT_LEAST64_TYPE__ long long unsigned intWCHAR_MIN __WCHAR_MIN__DSI_TCCR5 MMIO32(DSI_BASE + 0x8CU)DSI_VMCR_PGE (1 << 16)INT8_MAX __INT8_MAX__DSI_TCCR2 MMIO32(DSI_BASE + 0x80U)BIT28 (1<<28)GPIO_PORT_I_BASE (PERIPH_BASE_AHB1 + 0x2000)__GCC_ATOMIC_CHAR16_T_LOCK_FREE 2DESIG_UNIQUE_ID_BASE (0x1FFF7A10U)__DBL_MAX_EXP__ 1024__ATOMIC_RELEASE 3DSI_WPCR0_FTXSMDL (1 << 13)DSI_FIR0_FAE1 (1 << 1)UINT_FAST8_MAX__FLT_MANT_DIG__ 24__UDQ_IBIT__ 0__INT_LEAST32_TYPE__ long int__OPTIMIZE_SIZE__ 1__OPTIMIZE__ 1DSI_WPCR0_SWDL0 (1 << 7)__UACCUM_MAX__ 0XFFFFFFFFP-16UKDSI_PCR_ETTXE (1 << 0)DSI_VPCCR_VPSIZE_MASK 0x3fff__FLT64_NORM_MAX__ 1.7976931348623157e+308F64DSI_ISR1_EOTPE (1 << 6)DSI_FIR0_FPE0 (1 << 16)UINTPTR_MAXDSI_WPCR4_TCLKPOST_SHIFT 0__LDBL_DENORM_MIN__ 4.9406564584124654e-324L__INT64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_SAT 1DSI_VNPCR MMIO32(DSI_BASE + 0x44U)__ULLFRACT_IBIT__ 0DSI_H DSI_PTTCR_TX_TRIG_SHIFT 0DSI_LPCR_VSP (1 << 1)DSI_WPCR0_TLPXDEN (1 << 24)MMIO16(addr) (*(volatile uint16_t *)(addr))DSI_VLCCR MMIO32(DSI_BASE + 0x150U)DSI_VNPCR_NPSIZE_SHIFT 0DAC_BASE (PERIPH_BASE_APB1 + 0x7400)__GNUC__ 12DSI_WPCR4_TCLKPOST_MASK 0xffBX_CAN1_BASE (PERIPH_BASE_APB1 + 0x6400)WCHAR_MAX__LONG_WIDTH__ 32__FLT_MAX__ 3.4028234663852886e+38FINT32_MAX __INT32_MAX____UACCUM_FBIT__ 16__UFRACT_EPSILON__ 0x1P-16UR__WCHAR_MIN__ 0U__UQQ_IBIT__ 0DSI_WRPCR_ODF_MASK 0x3CORESIGHT_LSR_OFFSET 0xfb4DSI_WPCR1_HSTXSRCCL_MASK 0x3__GCC_ATOMIC_LONG_LOCK_FREE 2__ULACCUM_MIN__ 0.0ULKDSI_WPCR1_SDDC (1 << 12)DSI_GHCR MMIO32(DSI_BASE + 0x6CU)__LDBL_MAX__ 1.7976931348623157e+308L__ARM_ARCH 7DSI_WPCR2_THSPREP_SHIFT 16__FLT_RADIX__ 2BIT3 (1<<3)long long intCORESIGHT_LAR_KEY 0xC5ACCE55DSI_WPCR0_SWCL (1 << 6)__ARM_FEATURE_CMSEINT16_MAXINTPTR_MAXDSI_WRPCR_REGEN (1 << 24)__LDBL_HAS_QUIET_NAN__ 1DSI_PCONFR_NL_2LANE 1DSI_WCFGR_DSIM (1 << 0)DSI_VVSACCR_VSA_SHIFT 0__LONG_LONG_WIDTH__ 64BIT6 (1<<6)DSI_PCTLR_DEN (1 << 1)DSI_ISR0_PE3 (1 << 19)__UINT_FAST64_MAX__ 0xffffffffffffffffULLDSI_IER0_PE3IE (1 << 19)__ARM_FPDSI_PTTCR_TX_TRIG_4 0x8__HA_IBIT__ 8__INTPTR_WIDTH__ 32__GCC_ATOMIC_LLONG_LOCK_FREE 1BIT9 (1<<9)__FLT32X_MIN__ 2.2250738585072014e-308F32xUART7_BASE (PERIPH_BASE_APB1 + 0x7800)INTMAX_MAX __INTMAX_MAX____FLT64_MAX_EXP__ 1024DSI_IER1_GPWREIE (1 << 9)UINT16_MAXDSI_PTTCR_TX_TRIG_MASK 0xf__FLT64_MIN__ 2.2250738585072014e-308F64__INTMAX_C(c) c ## LL__ARM_ARCH_PROFILE__INT64_TYPE__ long long intDSI_VVSACR_VSA_SHIFT 0__LFRACT_FBIT__ 31__CHAR_BIT__ 8__SIZEOF_WCHAR_T__ 4DSI_CMCR_GSW2TX (1 << 10)DSI_LVCIDR MMIO32(DSI_BASE + 0xcU)DSI_IER1_ECCSEIE (1 << 2)DSI_MCR MMIO32(DSI_BASE + 0x34U)__FLT32X_MANT_DIG__ 53DSI_DLTCR_MRD_TIME_MASK 0x7fffDSI_IER0_PE0IE (1 << 16)__UFRACT_MAX__ 0XFFFFP-16URDSI_IER0_AE13IE (1 << 13)DSI_CCR_TOCKDIV_MASK 0xffINT64_MAXFPB_BASE (PPBI_BASE + 0x2000)DSI_ISR1_GPWRE (1 << 9)DSI_WPCR0_THSTRAILEN (1 << 22)DSI_VMCR_LPVFPE (1 << 10)INT_FAST64_MIN (-INT_FAST64_MAX - 1)DSI_VMCR_LPVSAE (1 << 8)STIR_BASE (SCS_BASE + 0x0F00)DSI_LCCR_CMDSIZE_MASK 0xffff__BYTE_ORDER__ __ORDER_LITTLE_ENDIAN____FLT32_EPSILON__ 1.1920928955078125e-7F32__ARM_NEON_FPINTPTR_MIN (-INTPTR_MAX - 1)UINT_FAST64_MAX __UINT_FAST64_MAX__DSI_FIR0_FAE5 (1 << 5)TIM4_BASE (PERIPH_BASE_APB1 + 0x0800)DSI_WPCR1_LPSRCDL_MASK 0x3ID_BASE (SCS_BASE + 0x0FD0)SYS_TICK_BASE (SCS_BASE + 0x0010)DSI_IER0_AE1IE (1 << 1)DESIG_FLASH_SIZE_BASE (0x1FFF7A22U)DSI_PCONFR_NL_MASK 0x3__UFRACT_FBIT__ 16DSI_TCCR3 MMIO32(DSI_BASE + 0x84U)__UDQ_FBIT__ 64__DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)DSI_CCR_TXECKDIV_SHIFT 0__LDBL_MAX_10_EXP__ 308DSI_ISR1_ECCME (1 << 3)DSI_GPSR_PWRFE (1 << 2)HASH_BASE (PERIPH_BASE_AHB2 + 0x60400)DSI_WPCR0 MMIO32(DSI_BASE + 0x418U)DSI_PUCR MMIO32(DSI_BASE + 0xA8U)__INT_FAST32_TYPE__ intDSI_WPCR1_HSTXDCL_MASK 0x3DSI_CMCR_GSW1TX (1 << 9)unsigned intDSI_CCR_TOCKDIV_SHIFT 8__FLT_MIN_EXP__ (-125)__FLT64_HAS_QUIET_NAN__ 1DSI_CLTCR MMIO32(DSI_BASE + 0x98U)DSI_WPCR1_LPSRCDL_SHIFT 8DSI_WPCR3_THSEXIT_SHIFT 16DSI_WCFGR_AR (1 << 6)DSI_DLTCR MMIO32(DSI_BASE + 0x9CU)__USACCUM_IBIT__ 8SPI4_BASE (PERIPH_BASE_APB2 + 0x3400)ITM_BASE (PPBI_BASE + 0x0000)DSI_WISR_PLLLIF (1 << 9)DSI_WIFCR_CPLLUIF (1 << 10)__FLT64_HAS_DENORM__ 1__FLT_DIG__ 6__UACCUM_EPSILON__ 0x1P-16UKDSI_CMCR_GSR1TX (1 << 12)DSI_TCCR5_BTA_TOCNT_SHIFT 0DSI_CMCR_TEARE (1 << 0)__FLT_EVAL_METHOD__ 0DSI_PCTLR_CKE (1 << 2)DSI_IER0_AE8IE (1 << 8)__SCHAR_MAX__ 0x7fST_VREFINT_CAL MMIO16(0x1FFF7A2A)__INT_FAST8_WIDTH__ 32DSI_VNPCCR_NPSIZE_SHIFT 0DSI_WCR_SHTDN (1 << 1)__ARM_FEATURE_LDREX__UQQ_FBIT__ 8STM32F4 1DSI_IER1_EOTPEIE (1 << 6)INT16_CDSI_GPDR_BYTE2_MASK 0xff__ARM_FP16_ARGS__GCC_IEC_559 0DSI_VMCR_LPCE (1 << 15)INT_LEAST8_MIN (-INT_LEAST8_MAX - 1)INT_LEAST16_MAX __INT_LEAST16_MAX__DSI_PCR_ECCRXE (1 << 3)__LFRACT_MAX__ 0X7FFFFFFFP-31LR__SIZEOF_PTRDIFF_T__ 4__STDC__ 1DSI_GHCR_WCLSB_MASK 0xff__ARM_FEATURE_IDIV 1DSI_WIFCR_CERIF (1 << 1)__FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__DBGMCU_BASE (PPBI_BASE + 0x00042000)__ARM_FEATURE_COPROC 15TIM7_BASE (PERIPH_BASE_APB1 + 0x1400)UINT64_MAX __UINT64_MAX__TIM9_BASE (PERIPH_BASE_APB2 + 0x4000)INT8_MIN__ORDER_PDP_ENDIAN__ 3412DSI_LCOLCR_LPE (1 << 8)/build/libopencm3/lib/stm32/f4DSI_FIR0_FAE0 (1 << 0)PERIPH_BASE_AHB1 (PERIPH_BASE + 0x20000)DSI_ISR0_AE9 (1 << 9)__USA_FBIT__ 16UINTMAX_C(c) __UINTMAX_C(c)INT8_C__LDBL_MIN_10_EXP__ (-307)DSI_WPCR2 MMIO32(DSI_BASE + 0x420U)INT_LEAST16_MIN (-INT_LEAST16_MAX - 1)__FLT_HAS_QUIET_NAN__ 1DSI_GVCIDR MMIO32(DSI_BASE + 0x30U)__GCC_ATOMIC_CHAR_LOCK_FREE 2__LFRACT_EPSILON__ 0x1P-31LRDSI_CMCR_GSW0TX (1 << 8)DSI_VMCCR_LPHBPE (1 << 6)DSI_VR MMIO32(DSI_BASE + 0x0U)UINT_FAST8_MAX __UINT_FAST8_MAX__DSI_GHCR_WCMSB_SHIFT 16__FLT32X_NORM_MAX__ 1.7976931348623157e+308F32xDSI_IER0_PE2IE (1 << 18)__arm__ 1__FLT32_MIN_10_EXP__ (-37)DSI_DLTCR_HS2LP_TIME_MASK 0xffMMIO64(addr) (*(volatile uint64_t *)(addr))DSI_LPCR_DEP (1 << 0)__ARM_FP16_FORMAT_ALTERNATIVE__LDBL_NORM_MAX__ 1.7976931348623157e+308LDSI_WPCR1_HSTXSRCDL_MASK 0x3INTPTR_MINDESIG_UNIQUE_ID1 MMIO32(DESIG_UNIQUE_ID_BASE + 4)__BIGGEST_ALIGNMENT__ 8INT8_C(c) __INT8_C(c)DSI_VLCR_HLINE_MASK 0x7fff__TA_IBIT__ 64DSI_LVCIDR_VCID_SHIFT 0DSI_GPDR_BYTE2_SHIFT 8DSI_PCONFR MMIO32(DSI_BASE + 0xA4U)__ARM_FEATURE_QRDMXDSI_LPMCCR_LPSIZE_SHIFT 16DSI_VMCR_VMT_NON_BURSE_EVENT 0x1__ARM_ARCH_ISA_THUMB 2__LONG_LONG_MAX__ 0x7fffffffffffffffLL__WINT_WIDTH__ 32SIG_ATOMIC_MAX __SIG_ATOMIC_MAX__USB_OTG_FS_BASE (PERIPH_BASE_AHB2 + 0x00000)DSI_LPCR MMIO32(DSI_BASE + 0x14U)DSI_VCCCR_NUMC_MASK 0x1fffBIT11 (1<<11)UINT_LEAST16_MAX__UFRACT_IBIT__ 0__ARM_32BIT_STATE 1DSI_FIR0_FAE10 (1 << 10)_GCC_STDINT_H __INT8_C(c) c__LFRACT_IBIT__ 0SIG_ATOMIC_MIN __SIG_ATOMIC_MIN__DSI_VHSACCR_HSA_MASK 0xfff__SIZEOF_INT__ 4INT_LEAST64_MIN (-INT_LEAST64_MAX - 1)__DBL_MIN_EXP__ (-1021)__LDBL_HAS_DENORM__ 1DSI_GPSR_PRDFF (1 << 5)DSI_TCCR0_HSTX_TOCNT_MASK 0xffffINT8_MIN (-INT8_MAX - 1)__FLT32_DIG__ 6INT_LEAST16_MAXDSI_PUCR_UECL (1 << 1)BIT15 (1<<15)ADC_COMMON_BASE (PERIPH_BASE_APB2 + 0x2300)DSI_TCCR2_LPRD_TOCNT_MASK 0xffffDSI_CLCR MMIO32(DSI_BASE + 0x94U)BIT21 (1<<21)__HAVE_SPECULATION_SAFE_VALUE 1__SACCUM_FBIT__ 7__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1INT32_MAXDSI_CMCR_DSW1TX (1 << 17)__ACCUM_MIN__ (-0X1P15K-0X1P15K)__ARM_FEATURE_CRYPTOUART4_BASE (PERIPH_BASE_APB1 + 0x4c00)DSI_VVACCR_VA_MASK 0x3fffBIT19 (1<<19)__UINT_LEAST64_MAX__ 0xffffffffffffffffULLDSI_VHSACR MMIO32(DSI_BASE + 0x48U)__FRACT_IBIT__ 0DSI_GPDR_BYTE1_MASK 0xffUINT_LEAST64_MAX__FLT64_IS_IEC_60559__ 2DSI_CMCR MMIO32(DSI_BASE + 0x68U)BIT25 (1<<25)__ORDER_LITTLE_ENDIAN__ 1234ST_TSENSE_CAL2_110C MMIO16(0x1FFF7A2E)__FLT_NORM_MAX__ 3.4028234663852886e+38FDSI_VVFPCR_VFP_SHIFT 0long long unsigned intDSI_FIR0_FAE4 (1 << 4)__FLT_MIN_10_EXP__ (-37)GPIO_PORT_H_BASE (PERIPH_BASE_AHB1 + 0x1C00)DSI_TCCR5_BTA_TOCNT_MASK 0xffff__ULACCUM_IBIT__ 32DSI_LCCR MMIO32(DSI_BASE + 0x64U)DSI_CCR MMIO32(DSI_BASE + 0x8U)__LDBL_IS_IEC_60559__ 2__PTRDIFF_TYPE__ int__APCS_32__ 1__DQ_FBIT__ 63DSI_WPCR3_TLPXC_SHIFT 24DSI_VHBPCR_HBP_MASK 0xfffINT_LEAST64_MAX__SACCUM_IBIT__ 8DSI_WRPCR_ODF_DIV_8 3__UHQ_IBIT__ 0TIM2_BASE (PERIPH_BASE_APB1 + 0x0000)INT_LEAST8_MINDSI_WISR_PLLLS (1 << 8)DSI_WPCR0_HSICL (1 << 9)BIT29 (1<<29)__INT_FAST16_TYPE__ intDSI_VVBPCR MMIO32(DSI_BASE + 0x58U)INT64_C__ULFRACT_MAX__ 0XFFFFFFFFP-32ULR__UINT_LEAST16_TYPE__ short unsigned int__LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK__CHAR16_TYPE__ short unsigned intDSI_FIR0_FPE1 (1 << 17)DSI_GHCR_VCID_MASK 0x3DSI_IER1 MMIO32(DSI_BASE + 0xC8U)__FLT32X_DIG__ 15DSI_ISR1_GPRXE (1 << 12)DSI_WRPCR_IDF_DIV_7 7__UTQ_FBIT__ 128DSI_ISR1_GCWRE (1 << 8)DSI_PTTCR_TX_TRIG_2 0x2__FINITE_MATH_ONLY__ 0__INT_FAST16_MAX__ 0x7fffffffDSI_WISR_TEIF (1 << 0)DSI_VMCCR_VMT_SHIFT 0PTRDIFF_MAX __PTRDIFF_MAX____SIZEOF_SHORT__ 2PERIPH_BASE_AHB2 0x50000000UDSI_WIFCR_CPLLLIF (1 << 9)DSI_GHCR_DATA0_SHIFT 8__INT_FAST64_MAX__ 0x7fffffffffffffffLLTIM8_BASE (PERIPH_BASE_APB2 + 0x0400)BX_CAN2_BASE (PERIPH_BASE_APB1 + 0x6800)__ULFRACT_MIN__ 0.0ULRDSI_LPMCCR MMIO32(DSI_BASE + 0x118U)__DQ_IBIT__ 0__ARM_BF16_FORMAT_ALTERNATIVE__INT32_TYPE__ long intDSI_PUCR_URCL (1 << 0)DSI_VVACR_VA_SHIFT 0DSI_IER0_AE2IE (1 << 2)WCHAR_MINDSI_VLCR MMIO32(DSI_BASE + 0x50U)DSI_PCONFR_NL_SHIFT 0BEGIN_DECLS __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLKDSI_WPCR2_THSPREP_MASK 0xffDSI_WPCR0_HSIDL0 (1 << 10)DSI_IER0_AE0IE (1 << 0)SPI5_BASE (PERIPH_BASE_APB2 + 0x5000)DSI_VVACCR MMIO32(DSI_BASE + 0x160U)TIM10_BASE (PERIPH_BASE_APB2 + 0x4400)__UTQ_IBIT__ 0INT_FAST32_MAX __INT_FAST32_MAX____SA_FBIT__ 15DSI_VMCR_VMT_MASK 0x3__FLT32X_MAX__ 1.7976931348623157e+308F32x__ARM_EABI__ 1DSI_IER0_AE5IE (1 << 5)INT16_MIN__ELF__ 1__FLT_IS_IEC_60559__ 2__THUMBEL__ 1DSI_WPCR0_TDDL (1 << 16)__ARM_FEATURE_DSP 1DSI_ISR1_TOHSTX (1 << 0)FSMC_BASE (PERIPH_BASE_AHB3 + 0x40000000U)__QQ_IBIT__ 0DSI_PCONFR_SW_TIME_MASK 0xff__LLACCUM_FBIT__ 31DSI_WRPCR_IDF_DIV_6 6__UINTMAX_TYPE__ long long unsigned intDSI_VMCR_LPHBPE (1 << 12)__USQ_IBIT__ 0DSI_GHCR_DATA1_SHIFT 16DSI_GVCIDR_VCID_SHIFT 0__UINT_LEAST32_TYPE__ long unsigned intI2S2_EXT_BASE (PERIPH_BASE_APB1 + 0x3400)__ARM_FEATURE_NUMERIC_MAXMINGPIO_PORT_C_BASE (PERIPH_BASE_AHB1 + 0x0800)__GCC_ATOMIC_INT_LOCK_FREE 2DSI_WCR_LTDCEN (1 << 2)DSI_ISR1_GPTXE (1 << 10)INTMAX_MAXDSI_WPCR0_HSIDL1 (1 << 11)FMPI2C1_BASE (PERIPH_BASE_APB1 + 0x6000)FMC_BANK5 (PERIPH_BASE_AHB3 + 0x60000000U)__ARM_FEATURE_FP16_SCALAR_ARITHMETICUINT_FAST32_MAX __UINT_FAST32_MAX____USACCUM_EPSILON__ 0x1P-8UHK__DBL_HAS_QUIET_NAN__ 1DSI_IER1_GPTXEIE (1 << 10)DSI_ISR0_PE0 (1 << 16)__LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLRINT32_CDSI_PUCR_UEDL (1 << 3)DSI_VHBPCCR_HBP_SHIFT 0DMA2_BASE (PERIPH_BASE_AHB1 + 0x6400)INT64_MINDSI_VMCR_LPVAE (1 << 11)__SACCUM_MAX__ 0X7FFFP-7HK__INTPTR_TYPE__ intUINT8_C__UINTPTR_TYPE__ unsigned intDSI_DLTCR_LP2HS_TIME_MASK 0xffUINT16_C__REGISTER_PREFIX__ __FLT32_MAX__ 3.4028234663852886e+38F32__DBL_DIG__ 15__ULFRACT_EPSILON__ 0x1P-32ULRDSI_VMCR_LPHFPE (1 << 13)DSI_VMCCR_VMT_MASK 0x3__SIZEOF_SIZE_T__ 4DSI_WIFCR_CTEIF (1 << 0)__UINT64_TYPE__ long long unsigned int__INT64_C(c) c ## LLDSI_IER0_PE4IE (1 << 20)DSI_VMCR_PGM (1 << 20)DSI_GPSR_PRDFE (1 << 4)DSI_WPCR1_FLPRXLPM (1 << 22)DSI_CMCR_GLWTX (1 << 14)TPIU_BASE (PPBI_BASE + 0x40000)__LONG_MAX__ 0x7fffffffL__ARM_FEATURE_CDE__ACCUM_IBIT__ 16BKPSRAM_BASE (PERIPH_BASE_AHB1 + 0x4000)__GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"DSI_WRPCR_IDF_DIV_2 2CORESIGHT_LAR_OFFSET 0xfb0DSI_PCTLR MMIO32(DSI_BASE + 0xA0U)short int__UINT16_C(c) cDSI_IER1_GPRXEIE (1 << 12)BIT31 (1<<31)__UDA_IBIT__ 32DSI_PCR_ETRXE (1 << 1)DSI_ISR0_AE6 (1 << 6)UINT_LEAST32_MAXDSI_VVBPCCR MMIO32(DSI_BASE + 0x0158U)BIT2 (1<<2)__ATOMIC_RELAXED 0__ARM_FEATURE_COPROCTIM13_BASE (PERIPH_BASE_APB1 + 0x1c00)__DBL_HAS_INFINITY__ 1FMC_BANK2 (PERIPH_BASE_AHB3 + 0x10000000U)__SIG_ATOMIC_MAX__ 0x7fffffffUINT_LEAST32_MAX __UINT_LEAST32_MAX____FLT64_MANT_DIG__ 53GPIO_PORT_K_BASE (PERIPH_BASE_AHB1 + 0x2800)BIT5 (1<<5)BIT1 (1<<1)BIT26 (1<<26)INT_LEAST32_MAXDSI_WPCR0_TCLKPREPEN (1 << 19)__USES_INITFINI__ 1DSI_VVSACCR_VSA_MASK 0x3ff__DBL_DECIMAL_DIG__ 17DSI_IER0 MMIO32(DSI_BASE + 0xC4U)BIT8 (1<<8)DSI_WIER_ERIE (1 << 1)INT16_C(c) __INT16_C(c)DSI_WRPCR_PLLEN (1 << 0)DSI_LCVCIDR_VCID_MASK 0x3__INT16_MAX__ 0x7fffDSI_VMCR_VMT_BURST 0x2__INT_WIDTH__ 32__ARM_FEATURE_SIMD32 1DSI_GHCR_WCMSB_MASK 0xffDSI_LPMCR_LPSIZE_MASK 0xffDSI_ISR1 MMIO32(DSI_BASE + 0xC0U)__QQ_FBIT__ 7DSI_VPCR MMIO32(DSI_BASE + 0x3CU)DSI_GPDR_BYTE1_SHIFT 0RTC_BASE (PERIPH_BASE_APB1 + 0x2800)__SIG_ATOMIC_WIDTH__ 32__FLT64_EPSILON__ 2.2204460492503131e-16F64DSI_WRPCR MMIO32(DSI_BASE + 0x430U)__UTA_IBIT__ 64__ULLACCUM_IBIT__ 32__ULLFRACT_EPSILON__ 0x1P-64ULLRfalse 0__SIZEOF_WINT_T__ 4__ARM_FEATURE_UNALIGNED 1__GXX_TYPEINFO_EQUALITY_INLINE 0__LDBL_DECIMAL_DIG__ 17DSI_WPCR1_HSTXDCL_SHIFT 0DSI_GPSR_CMDFE (1 << 0)DSI_FIR1_FLPWRE (1 << 7)DSI_FIR1 MMIO32(DSI_BASE + 0xDCU)__LACCUM_MIN__ (-0X1P31LK-0X1P31LK)__INT_FAST8_MAX__ 0x7fffffff__FLT32_HAS_DENORM__ 1__FLT32X_HAS_DENORM__ 1DSI_VPCCR MMIO32(DSI_BASE + 0x13CU)__ULLACCUM_MIN__ 0.0ULLKDSI_GPDR_BYTE4_MASK 0xff__INT_FAST32_WIDTH__ 32DSI_VNPCR_NPSIZE_MASK 0x1fffDSI_VVBPCR_VBP_SHIFT 0DSI_WRPCR_IDF_DIV_4 4__ARM_ASM_SYNTAX_UNIFIED__ 1DSI_WISR_BUSY (1 << 2)DSI_CR_EN (1 << 0)__UINT32_TYPE__ long unsigned intINTPTR_MAX __INTPTR_MAX____ARM_FEATURE_DOTPRODDSI_VVACCR_VA_SHIFT 0DSI_WPCR2_THSTRAIL_MASK 0xff__ARM_PCS_VFP 1DSI_VSCR_EN (1 << 0)__ULLFRACT_MIN__ 0.0ULLR_STDBOOL_H UART8_BASE (PERIPH_BASE_APB1 + 0x7c00)INT_LEAST64_MIN__GCC_CONSTRUCTIVE_SIZE 64DSI_VHBPCCR MMIO32(DSI_BASE + 0x14CU)__LLFRACT_IBIT__ 0DSI_WPCR0_THSEXITEN (1 << 25)SYSCFG_BASE (PERIPH_BASE_APB2 + 0x3800)BIT12 (1<<12)DSI_VSCR MMIO32(DSI_BASE + 0x100U)MPU_BASE (SCS_BASE + 0x0D90)__SACCUM_EPSILON__ 0x1P-7HKDSI_ISR0_AE7 (1 << 7)__GCC_ASM_FLAG_OUTPUTS__ 1DSI_WPCR1_HSTXDDL_SHIFT 2DSI_CMCR_DSW0TX (1 << 16)__ARM_FP 4DSI_IER0_AE11IE (1 << 11)DSI_WRPCR_ODF_DIV_2 1DSI_WRPCR_IDF_MASK 0xf__UINT_FAST16_TYPE__ unsigned int__UHA_IBIT__ 8__ACCUM_EPSILON__ 0x1P-15K__ULACCUM_EPSILON__ 0x1P-32ULK__LDBL_DIG__ 15POWER_CONTROL_BASE (PERIPH_BASE_APB1 + 0x7000)BIT16 (1<<16)UINT64_C__SIZE_WIDTH__ 32SIG_ATOMIC_MAXGPIO_PORT_E_BASE (PERIPH_BASE_AHB1 + 0x1000)__WINT_MIN__ 0UINT_LEAST16_MINUINT_LEAST64_MAX __UINT_LEAST64_MAX__DSI_ISR0_AE11 (1 << 11)__FLT64_DIG__ 15DSI_ISR1_CRCE (1 << 4)__WINT_MAX__ 0xffffffffUBIT22 (1<<22)__INT_LEAST8_WIDTH__ 8EXTI_BASE (PERIPH_BASE_APB2 + 0x3C00)WWDG_BASE (PERIPH_BASE_APB1 + 0x2c00)__INT_LEAST16_TYPE__ short intDSI_VVACR_VA_MASK 0x3fff__DBL_MAX__ ((double)1.7976931348623157e+308L)DSI_ISR1_ECCSE (1 << 2)INT32_MIN__LLFRACT_FBIT__ 63__FLT32_HAS_INFINITY__ 1UINTMAX_CINT_FAST16_MAX __INT_FAST16_MAX____ARMEL__ 1DSI_WCR MMIO32(DSI_BASE + 0x404U)DSI_VMCCR_LPVAE (1 << 5)__HQ_FBIT__ 15__bool_true_false_are_defined 1DSI_WPCR3_TLPXC_MASK 0xffI2C3_BASE (PERIPH_BASE_APB1 + 0x5C00)ETHERNET_BASE (PERIPH_BASE_AHB1 + 0x8000)DSI_ISR0_PE1 (1 << 17)__SIZE_MAX__ 0xffffffffUSPI2_BASE (PERIPH_BASE_APB1 + 0x3800)DSI_IER0_AE9IE (1 << 9)DSI_VHBPCR_HBP_SHIFT 0__ARM_ARCHDSI_ISR0_AE12 (1 << 12)DSI_ISR1_LPWRE (1 << 7)__SFRACT_IBIT__ 0DSI_VSCR_UR (1 << 8)DSI_FIR0_FAE9 (1 << 9)DSI_IER0_AE7IE (1 << 7)DSI_VMCCR_LPCE (1 << 9)DSI_LCCR_CMDSIZE_SHIFT 0__ARM_FEATURE_LDREX 7DSI_WPCR0_UIX4_SHIFT 0PTRDIFF_MAXDSI_ISR0_AE2 (1 << 2)__INTMAX_TYPE__ long long int__LLFRACT_EPSILON__ 0x1P-63LLR__SFRACT_MAX__ 0X7FP-7HRCRYP_BASE (PERIPH_BASE_AHB2 + 0x60000)__WCHAR_WIDTH__ 32DSI_WCFGR_VSPOL (1 << 7)DSI_CLTCR_HS2LP_TIME_MASK 0x3ffWINT_MAXDSI_TCCR2_LPRD_TOCNT_SHIFT 0__INT16_C(c) cDSI_CR MMIO32(DSI_BASE + 0x4U)INT_FAST16_MIN (-INT_FAST16_MAX - 1)__DA_IBIT__ 32__PTRDIFF_WIDTH__ 32DSI_VMCCR_FBTAAE (1 << 8)RNG_BASE (PERIPH_BASE_AHB2 + 0x60800)DSI_TCCR4 MMIO32(DSI_BASE + 0x88U)DSI_WRPCR_NDIV_SHIFT 2__ATOMIC_ACQ_REL 4__INT_LEAST8_TYPE__ signed char__HQ_IBIT__ 0DSI_WISR_RRS (1 << 12)__DBL_MIN_10_EXP__ (-307)DSI_PSR_UANC (1 << 3)DSI_LPMCCR_VLPSIZE_SHIFT 0GPIO_PORT_J_BASE (PERIPH_BASE_AHB1 + 0x2400)DSI_WIFCR MMIO32(DSI_BASE + 0x410U)DSI_ISR0_AE8 (1 << 8)DSI_WPCR3_THSEXIT_MASK 0xffDSI_LCOLCR_COLC_MASK 0xf__FLT32_NORM_MAX__ 3.4028234663852886e+38F32ADC1_BASE (PERIPH_BASE_APB2 + 0x2000)DSI_TCCR1_HSRD_TOCNT_SHIFT 0DSI_IER0_AE3IE (1 << 3)UINT64_C(c) __UINT64_C(c)DSI_FIR0_FAE12 (1 << 12)DSI_GPSR_RCB (1 << 6)__UINTMAX_MAX__ 0xffffffffffffffffULLDSI_DLTCR_LP2HS_TIME_SHIFT 16__DBL_MANT_DIG__ 53DSI_VMCCR_LPVBPE (1 << 3)__ULFRACT_IBIT__ 0DSI_FIR1_FECCME (1 << 3)INT_FAST16_MAXITR_BASE (SCS_BASE + 0x0000)DSI_PSR_PD (1 << 1)DSI_WPCR2_TCLKZERO_MASK 0xff__INT_MAX__ 0x7fffffff__INT_LEAST64_TYPE__ long long int__ARM_FEATURE_CDE_COPROCDSI_VHSACR_HSA_SHIFT 0UINT32_CADC2_BASE (PERIPH_BASE_APB2 + 0x2100)GCC: (15:12.2.rel1-1) 12.2.1 20221205A3aeabi)7E-M M  "    #$!9j2f%&dsi_common_f47.cwm4.0.abb921a0aaad2653e18524772a7677abwm4.common.h.21.c9066c2f6b12c71b40226ea6107829a4wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444fwm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34wm4.common.h.67.5c568a1f62c8e726909b04e29f9e1fc0wm4.memorymap.h.21.8c90486dae5eea2d8efddd23fe5d09d9wm4.memorymap.h.28.d4265628b39d8c27901d9acd2ab09e64wm4.dsi_common_f47.h.45.675c2c1d6b7b3101c12aad1c855d3fd2     % , 3 : A H O V d     '-7 @ HNU     # ) / 5 ; A G M S Y _ e k q w }                            % + 1 7 = C I O U [ a g m s y                            ! ' - 3 9 ? E K Q W ] c i o u {                            # ) / 5 ; A G M S Y _ e k q w }                            % + 1 7 = C I O U [ a g m s y                            ! ' - 3 9 ? E K Q W ] c i o u {                            # ) / 5 ; A G M S Y _ e k q w }                            % + 1 7 = C I O U [ a g m s y                            ! ' - 3 9 ? E K Q W ] c i o u {                                #  )  /  5  ;  A  G  M  S  Y  _  e  k  q  w  }                                  %  +  1  7  =  C  I  O  U  [  a  g  m  s  y                   # ) / 5 ; A G M S Y _ e k q x                         ' . 5 < C J Q X _ f m t {                        # * 1 8 ? F M T [ b i p w ~                        & - 4 ; B I           # ) / 5 ; A G M S Y _ e k q w }                       # ) / 5 ; A G M S Y _ e k q      # ) / 5 ; A G M S Y _ e k q w }                            % + 1 7 = C I O U [ a g m s y                           ' . 5 < C J Q X _ f m t      # ) / 5 ; A G M S Y _ e k q w }                          $ + 2 9 @ G N U \ c j q x                         ' . 5 < C J Q X _ f m t {                        # * 1 8 ? F M T [ b i p w ~                        & - 4 ; B I P W ^ e l s z                        " ) 0 7 > E L S Z a h o v }                        % , 3 : A H O V ] d k r y                        ! ( / 6 = D K R Y ` g n u |                        $ + 2 9 @ G N U \ c j q x                            '  .  5  <  C  J  Q  X  _  f  m  t  {                             #  *  1  8  ?  F  M  T  [  b  i  p  w  ~                             &  -  4  ;  B  I  P  W  ^  e  l  s  z                            "  )  0  7  >  E  L  S  Z  a  h  o  v  }               .symtab.strtab.shstrtab.text.data.bss.rel.debug_info.debug_abbrev.rel.debug_aranges.rel.debug_macro.debug_line.debug_str.comment.ARM.attributes.group4 '@ 'L 'X 'd 'p '| ' '!'0i, @x' <(N%J @ 'a=\] @(X'a ] @0'aA ] @ 'a] N] @д'a"] @('a] @и0'av] @'a+y] @('a ] @'!n [z0!0\'p4P(%