ELF(\4(;: !"#$%&'()*+,-./0J.M4`#&)>int!3D.+J$ws$TP?& T $ $ > .?:!; 9!'@z% Uy: ; 9 I$ > .?: ; 9 '@z: ; 9 I4: ; 9 IBS4!?@W H  " # $ (C+  5 ,4 H#*S++?+@;<@GG]0\9= 6J15*Hw>[TRD@B-0&M[GP +/U ?QDr)kr? 32]'N:FF4>U%R9c-OOQ-'D&J,.S:tSPO70TnI 7K%J'+Y%#"n#:P1S!7 W(Gg% tj}Hy$"=[)kL4@ LA   . /A5 m4 '".*(4X3@>G,>&%7o!uCTG>;S*SLJP2 $`,IExDN+J722/L-8G+V;.>(;]w8wFTq1,)LP.JIOn /ni'n+/OK@4 o3{=0(@<$J  B=8M/ Lq  !1&Rr |"r?"eM=j's2:0F-J0:/%m57TA?(GPM_ FR ,gMK\<?~FMN3E G<%N3- N+64B GL?>-#NC~'_.3w#KLKC\QS 1>Ao[4t-^  ?BD2*U@B/B5&eS9N7H{KF"5]En<7Q*E-"/ M#<<%?l0K5C#+<K9%AM$:d&i.4YR,DJ7%$0,m8R->iN+CH9PQR .Nv&85E, "j1#WMRCd 5LH.6GmU (ALkC8J4Q!BB")?:de)f6g;j) kn|.oW!paCq$"t/u x<y-zP{o~!v0tFY<l6U?$5;I5Oe7~:&J HI>3 M;;O "" %*8T.Q@SM' [B&8E#c0?1.'M91+$E/1$( oR@bO!:: Y ,Y 8B)(SwC7t94oJFF? FF U GOjT+ Q'7M!| &'K2kQC D ,EF8I L,QORJSHT2.U3VIW.XYcJZA/[\p:]"N^_%`;a9Obc?'d=eV&f.<gPhji'j=k Jlm*nd?oI(pH(3" %0*[0G8T<-2?MBE0NP,1R2[-\XH_a"cL.& ! 6 @!^=&/?'(1)"*]+F6,-H.&/ 0K1YP23 3yD4Q5y6789<:;<=Q>/E?,@iAB OC,Dx/EMIJCALMODTPUQ9R<T V!W3YMZ3P[6\B]#_fB`a)b'cT$gA#h,iDjkqOlfmnY>o$*pSqIsuhvowHyzNF|Q}$C:R2SCI0 CXE3 5O2s*u*94o =S4< )1A3(57)93;C=L,CD@EW FRUG>RHIJTK:@M=N.TM%YOBZ0([0\f@]8^#bcBdLe6fJghiIj kFl@ q rl;sQtK{Q|]"}*~{Rp97;]J&U'B ../common/usr/lib/gcc/arm-none-eabi/12.2.1/include../../../include/libopencm3/stm32../../../include/libopencm3/cm3../../../include/libopencm3/stm32/f4../../../include/libopencm3/stm32/commonflash_common_all.cstdint.hflash.hcommon.hstdbool.hmemorymap.hmemorymap.hmemorymap.hflash.hflash_common_all.hflash_common_f.hflash_common_f24.hflash_common_idcache.h <K <K$=/! /.KKSCB_BASE (SCS_BASE + 0x0D00)__UHA_FBIT__ 8__ARM_FEATURE_CLZ 1__FLT64_DENORM_MIN__ 4.9406564584124654e-324F64FLASH_OPTCR_BOR_LEVEL_2 (0x01 << 2)CORESIGHT_LSR_SLK (1<<1)__GCC_ATOMIC_WCHAR_T_LOCK_FREE 2__CHAR_UNSIGNED__ 1USART3_BASE (PERIPH_BASE_APB1 + 0x4800)FLASH_CR_PROGRAM_X8 0__FLT64_HAS_INFINITY__ 1ADC3_BASE (PERIPH_BASE_APB2 + 0x2200)__LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)__GNUC_MINOR__ 2__GCC_DESTRUCTIVE_SIZE 64__LACCUM_EPSILON__ 0x1P-31LKINT64_MAX __INT64_MAX____PTRDIFF_MAX__ 0x7fffffff__ARM_FEATURE_FMA 1__SACCUM_MIN__ (-0X1P7HK-0X1P7HK)__INTMAX_MAX__ 0x7fffffffffffffffLL__TQ_IBIT__ 0__FLT64_DECIMAL_DIG__ 17WINT_MIN __WINT_MIN__INT_FAST64_MAXFLASH_OPTCR_WDG_SW (1 << 5)__ATOMIC_CONSUME 1__ULACCUM_FBIT__ 32__WCHAR_MAX__ 0xffffffffUGPIO_PORT_D_BASE (PERIPH_BASE_AHB1 + 0x0C00)INTMAX_MIN__SIZEOF_LONG_LONG__ 8__DBL_MAX_10_EXP__ 308__FRACT_MIN__ (-0.5R-0.5R)__ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLKFLASH_CR_LOCK (1 << 31)__USACCUM_MAX__ 0XFFFFP-8UHK__SFRACT_FBIT__ 7__INTMAX_WIDTH__ 64__ARM_FEATURE_BF16_SCALAR_ARITHMETIC__SQ_IBIT__ 0LIBOPENCM3_DEPRECATED(x) __attribute__((deprecated(x)))__SIZE_TYPE__ unsigned int__FLT_HAS_DENORM__ 1__INT8_TYPE__ signed char__FLT32_MIN__ 1.1754943508222875e-38F32__USACCUM_MIN__ 0.0UHK__FLT32_DECIMAL_DIG__ 9__DECIMAL_DIG__ 17__LDBL_MIN_EXP__ (-1021)__LDBL_MANT_DIG__ 53INT64_MIN (-INT64_MAX - 1)__UINT8_C(c) c__INT16_TYPE__ short inttrue 1INT_LEAST32_MINUINT_FAST32_MAXFMC_BASE (PERIPH_BASE_AHB3 + 0x40000000U)FLASH_OPTKEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x08)INT_FAST64_MAX __INT_FAST64_MAX____GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1__UINT_LEAST16_MAX__ 0xffff__STDC_HOSTED__ 1__ULLFRACT_FBIT__ 64__SIG_ATOMIC_TYPE__ intI2S3_EXT_BASE (PERIPH_BASE_APB1 + 0x4000)USART1_BASE (PERIPH_BASE_APB2 + 0x1000)FLASH_ACR_LATENCY_4WS 0x04__INT_FAST64_TYPE__ long long int__WINT_TYPE__ unsigned intINT32_MIN (-INT32_MAX - 1)USB_OTG_HS_BASE (PERIPH_BASE_AHB1 + 0x20000)__FLT32_MAX_10_EXP__ 38QUADSPI_BASE (PERIPH_BASE_AHB3 + 0x40001000U)FLASH_CR_SER (1 << 1)__USFRACT_MAX__ 0XFFP-8UHR__FP_FAST_FMAF32 1__UINTPTR_MAX__ 0xffffffffU__FLT32_MIN_EXP__ (-125)UINT32_MAX __UINT32_MAX____ULFRACT_FBIT__ 32__FLT64_MIN_10_EXP__ (-307)__GNUC_EXECUTION_CHARSET_NAME "UTF-8"__HA_FBIT__ 7BIT10 (1<<10)__INT_FAST64_WIDTH__ 64__STDC_VERSION__ 199901LINT_LEAST64_MAX __INT_LEAST64_MAX__FLASH_ACR_LATENCY_1WS 0x01__SFRACT_EPSILON__ 0x1P-7HR__INT32_C(c) c ## LUINT32_C(c) __UINT32_C(c)__ORDER_BIG_ENDIAN__ 4321SIZE_MAX__SQ_FBIT__ 31DWT_BASE (PPBI_BASE + 0x1000)INT_LEAST32_MIN (-INT_LEAST32_MAX - 1)FMC_BANK6 (PERIPH_BASE_AHB3 + 0x70000000U)__UHQ_FBIT__ 16__FLT64_MIN_EXP__ (-1021)LPTIM1_BASE (PERIPH_BASE_APB1 + 0x2400)__UINT_FAST8_MAX__ 0xffffffffUFLASH_CR_SNB_MASK 0x1fUINT16_C(c) __UINT16_C(c)__LACCUM_IBIT__ 32__INT_FAST16_WIDTH__ 32INTMAX_C__VERSION__ "12.2.1 20221205"__VFP_FP__ 1__LLFRACT_MIN__ (-0.5LLR-0.5LLR)INT_FAST8_MAX__UINT_FAST16_MAX__ 0xffffffffUQUADSPI_BANK (PERIPH_BASE_AHB3 + 0x30000000U)INT64_C(c) __INT64_C(c)__INTPTR_MAX__ 0x7fffffff__GCC_IEC_559_COMPLEX 0PERIPH_BASE (0x40000000U)FLASH_CR_PROGRAM_SHIFT 8WCHAR_MAX __WCHAR_MAX____FLT32X_HAS_INFINITY__ 1UINT_FAST16_MAX __UINT_FAST16_MAX____UINT_LEAST8_TYPE__ unsigned char__ACCUM_FBIT__ 15PERIPH_BASE_APB2 (PERIPH_BASE + 0x10000)__UACCUM_IBIT__ 16long intUINT8_MAXIWDG_BASE (PERIPH_BASE_APB1 + 0x3000)SIZE_MAX __SIZE_MAX__ST_TSENSE_CAL1_30C MMIO16(0x1FFF7A2C)__FLT32X_DECIMAL_DIG__ 17__DBL_MIN__ ((double)2.2250738585072014e-308L)__FLT32X_HAS_QUIET_NAN__ 1SDIO_BASE (PERIPH_BASE_APB2 + 0x2C00)__FLT32X_EPSILON__ 2.2204460492503131e-16F32xNVIC_BASE (SCS_BASE + 0x0100)__INT_FAST8_TYPE__ intBIT13 (1<<13)__UDA_FBIT__ 32USART2_BASE (PERIPH_BASE_APB1 + 0x4400)__UINTMAX_C(c) c ## ULL__SIZEOF_POINTER__ 4__INT_LEAST8_TYPE__ signed char__GCC_ATOMIC_BOOL_LOCK_FREE 2BIT4 (1<<4)UINT_FAST64_MAXBIT0 (1<<0)INT_FAST32_MAX__ARM_NEON____FLT32_MAX_EXP__ 128UINT_LEAST8_MAX __UINT_LEAST8_MAX____THUMB_INTERWORK__ 1__ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLRTIM1_BASE (PERIPH_BASE_APB2 + 0x0000)short unsigned intBBIO_PERIPH(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x42000000 + (bit) * 4)I2C2_BASE (PERIPH_BASE_APB1 + 0x5800)BIT7 (1<<7)BIT17 (1<<17)__FLT32X_MIN_10_EXP__ (-307)UINT8_MAX __UINT8_MAX____CHAR32_TYPE__ long unsigned intSIG_ATOMIC_MIN__ARM_FEATURE_FP16_VECTOR_ARITHMETICLIBOPENCM3_CM3_COMMON_H BIT23 (1<<23)__DBL_IS_IEC_60559__ 2__UINT_FAST32_MAX__ 0xffffffffU__DEC_EVAL_METHOD__ 2__FLT_MAX_EXP__ 128__SIZEOF_LONG__ 4__SIZEOF_DOUBLE__ 8__INT_LEAST32_WIDTH__ 32__FLT32X_MIN_EXP__ (-1021)GNU C99 12.2.1 20221205 -mcpu=cortex-m4 -mthumb -mfloat-abi=hard -mfpu=fpv4-sp-d16 -march=armv7e-m+fp -ggdb3 -Os -std=c99 -fno-common -ffunction-sections -fdata-sectionsBIT27 (1<<27)__UTA_FBIT__ 64INTMAX_C(c) __INTMAX_C(c)__FLT_DECIMAL_DIG__ 9__thumb__ 1__INT_LEAST32_MAX__ 0x7fffffffLLIBOPENCM3_MEMORYMAP_COMMON_H signed charFLASH_OPTCR_BOR_LEVEL_3 (0x00 << 2)FLASH_ACR_LATENCY(w) ((w) & FLASH_ACR_LATENCY_MASK)INT8_MAXINTMAX_MIN (-INTMAX_MAX - 1)INT32_C(c) __INT32_C(c)FMC_BANK1 (PERIPH_BASE_AHB3)__GNUC_STDC_INLINE__ 1FLASH_CR_EOPIE (1 << 24)__FRACT_FBIT__ 15__LLACCUM_EPSILON__ 0x1P-31LLK__GNUC_PATCHLEVEL__ 1__GCC_ATOMIC_CHAR32_T_LOCK_FREE 2PTRDIFF_MIN__DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)UINTPTR_MAX __UINTPTR_MAX____ARM_ARCH_PROFILE 77__LACCUM_FBIT__ 31FLASH_SR_PGSERR (1 << 7)__FLT64_MAX_10_EXP__ 308MMIO32(addr) (*(volatile uint32_t *)(addr))WINT_MIN__UINT_FAST32_TYPE__ unsigned intunsigned charEND_DECLS __SIZEOF_FLOAT__ 4__FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32xUINT64_MAX__FLT_MAX_10_EXP__ 38TIM6_BASE (PERIPH_BASE_APB1 + 0x1000)__FRACT_MAX__ 0X7FFFP-15RTIM3_BASE (PERIPH_BASE_APB1 + 0x0400)INT_LEAST32_MAX __INT_LEAST32_MAX____INT_FAST32_MAX__ 0x7fffffff__ATOMIC_SEQ_CST 5LIBOPENCM3_FLASH_H GPIO_PORT_B_BASE (PERIPH_BASE_AHB1 + 0x0400)__UINT16_MAX__ 0xffff__TQ_FBIT__ 127FLASH_KEYR_KEY1 ((uint32_t)0x45670123)FLASH_ACR_DCEN (1 << 10)__USQ_FBIT__ 32../common/flash_common_all.cINT_FAST16_MINFLASH_ACR_LATENCY_5WS 0x05__thumb2__ 1__ULLACCUM_FBIT__ 32INT_FAST32_MIN (-INT_FAST32_MAX - 1)__STRICT_ANSI__ 1FLASH_MEM_INTERFACE_BASE (PERIPH_BASE_AHB1 + 0x3C00)DMA1_BASE (PERIPH_BASE_AHB1 + 0x6000)UINT_LEAST8_MAXINT_LEAST8_MAXUINT8_C(c) __UINT8_C(c)__SIZEOF_LONG_DOUBLE__ 8CRC_BASE (PERIPH_BASE_AHB1 + 0x3000)__PRAGMA_REDEFINE_EXTNAME 1__WCHAR_TYPE__ unsigned intWINT_MAX __WINT_MAX____USA_IBIT__ 16__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1PTRDIFF_MIN (-PTRDIFF_MAX - 1)UART5_BASE (PERIPH_BASE_APB1 + 0x5000)DESIG_UNIQUE_ID2 MMIO32(DESIG_UNIQUE_ID_BASE + 8)__UINT_FAST64_TYPE__ long long unsigned intGPIO_PORT_F_BASE (PERIPH_BASE_AHB1 + 0x1400)TIM12_BASE (PERIPH_BASE_APB1 + 0x1800)__FLT_MIN__ 1.1754943508222875e-38FSPI6_BASE (PERIPH_BASE_APB2 + 0x5400)__FDPIC____UFRACT_MIN__ 0.0URTIM11_BASE (PERIPH_BASE_APB2 + 0x4800)__FLT32_IS_IEC_60559__ 2INT_FAST64_MIN__USFRACT_IBIT__ 0__LDBL_EPSILON__ 2.2204460492503131e-16LUSART6_BASE (PERIPH_BASE_APB2 + 0x1400)__USFRACT_MIN__ 0.0UHR__ARM_NEONDCMI_BASE (PERIPH_BASE_AHB2 + 0x50000)__UINT8_MAX__ 0xff__LDBL_MAX_EXP__ 1024LIBOPENCM3_MEMORYMAP_H __DBL_HAS_DENORM__ 1DESIG_UNIQUE_ID0 MMIO32(DESIG_UNIQUE_ID_BASE)GPIO_PORT_G_BASE (PERIPH_BASE_AHB1 + 0x1800)__DA_FBIT__ 31__GXX_ABI_VERSION 1017__INT_LEAST16_MAX__ 0x7fffFLASH_CR_PG (1 << 0)__FLT_DENORM_MIN__ 1.4012984643248171e-45FFLASH_CR_PROGRAM_X32 2RCC_BASE (PERIPH_BASE_AHB1 + 0x3800)__ULLACCUM_EPSILON__ 0x1P-32ULLKINT_LEAST8_MAX __INT_LEAST8_MAX____UINT32_C(c) c ## UL__UACCUM_MIN__ 0.0UK__FLT_EPSILON__ 1.1920928955078125e-7FTIM5_BASE (PERIPH_BASE_APB1 + 0x0c00)__ARM_ARCH_ISA_THUMBFLASH_OPTKEYR_KEY1 ((uint32_t)0x08192a3b)__ARM_FEATURE_MATMUL_INT8__UINT8_TYPE__ unsigned charLIBOPENCM3_CM3_MEMORYMAP_H __GCC_ATOMIC_SHORT_LOCK_FREE 2__USACCUM_FBIT__ 8__GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1FMC_BANK3 (PERIPH_BASE_AHB3 + 0x20000000U)SCS_BASE (PPBI_BASE + 0xE000)SPI3_BASE (PERIPH_BASE_APB1 + 0x3c00)__FLT32_HAS_QUIET_NAN__ 1I2C1_BASE (PERIPH_BASE_APB1 + 0x5400)__LDBL_HAS_INFINITY__ 1__TA_FBIT__ 63UINT16_MAX __UINT16_MAX__MMIO8(addr) (*(volatile uint8_t *)(addr))__FLT32X_MAX_10_EXP__ 308__ARM_ARCH_EXT_IDIV__ 1bool _BoolUINTMAX_MAX __UINTMAX_MAX____SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)__UINT_LEAST8_MAX__ 0xffflash_prefetch_enableBBIO_SRAM(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x22000000 + (bit) * 4)INT16_MAX __INT16_MAX____FP_FAST_FMAF 1__FLT32X_IS_IEC_60559__ 2PERIPH_BASE_APB1 (PERIPH_BASE + 0x00000)UINT32_MAX__INT_LEAST16_WIDTH__ 16SPI1_BASE (PERIPH_BASE_APB2 + 0x3000)__ARM_FEATURE_FP16_FMLINT16_MIN (-INT16_MAX - 1)__USFRACT_EPSILON__ 0x1P-8UHRFLASH_OPTCR_NRST_STOP (1 << 6)__USFRACT_FBIT__ 8CORESIGHT_LSR_SLI (1<<0)__USER_LABEL_PREFIX__ __UINT64_MAX__ 0xffffffffffffffffULLINT_FAST8_MININT_FAST8_MAX __INT_FAST8_MAX____ARM_ARCH_7EM__ 1__UINT32_MAX__ 0xffffffffULGPIO_PORT_A_BASE (PERIPH_BASE_AHB1 + 0x0000)__INT_LEAST8_MAX__ 0x7fFLASH_SR_EOP (1 << 0)__GCC_ATOMIC_POINTER_LOCK_FREE 2__ARM_FEATURE_QBIT 1__ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK__ATOMIC_ACQUIRE 2__ARM_FEATURE_COMPLEX__ARM_SIZEOF_WCHAR_T 4__FLT32X_MAX_EXP__ 1024DSI_BASE (PERIPH_BASE_APB2 + 0x6C00)__UINT_LEAST32_MAX__ 0xffffffffULDMA2D_BASE (PERIPH_BASE_AHB1 + 0xB000U)flash_prefetch_disable__DBL_EPSILON__ ((double)2.2204460492503131e-16L)INT_FAST8_MIN (-INT_FAST8_MAX - 1)__LFRACT_MIN__ (-0.5LR-0.5LR)FLASH_ACR_PRFTEN (1 << 8)__INT_LEAST64_WIDTH__ 64__FLT_HAS_INFINITY__ 1__ACCUM_MAX__ 0X7FFFFFFFP-15K__INT8_MAX__ 0x7fBIT14 (1<<14)__GCC_HAVE_DWARF2_CFI_ASM 1__ARM_FEATURE_CRC32__SFRACT_MIN__ (-0.5HR-0.5HR)long unsigned int__SA_IBIT__ 16__SHRT_WIDTH__ 16BIT20 (1<<20)__ARM_FEATURE_MVE__ARM_FP16_FORMAT_IEEE__UINT16_TYPE__ short unsigned intTIM14_BASE (PERIPH_BASE_APB1 + 0x2000)UINT_LEAST16_MAX __UINT_LEAST16_MAX__INT_FAST32_MIN__FLT_EVAL_METHOD_TS_18661_3__ 0__SCHAR_WIDTH__ 8BIT18 (1<<18)UINT_FAST16_MAX__UINT_FAST8_TYPE__ unsigned int__LLACCUM_IBIT__ 32__FRACT_EPSILON__ 0x1P-15RBIT24 (1<<24)__FLT64_MAX__ 1.7976931348623157e+308F64__INT32_MAX__ 0x7fffffffLLTDC_BASE (PERIPH_BASE_APB2 + 0x6800)UINTMAX_MAXFLASH_SR_PGPERR (1 << 6)BIT30 (1<<30)__INT_LEAST64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_BF16_VECTOR_ARITHMETICFLASH_KEYR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x04)PPBI_BASE (0xE0000000U)__FLT32_MANT_DIG__ 24SAI1_BASE (PERIPH_BASE_APB2 + 0x5800)__FLT32_DENORM_MIN__ 1.4012984643248171e-45F32__UINT64_C(c) c ## ULL__UINT_LEAST64_TYPE__ long long unsigned intWCHAR_MIN __WCHAR_MIN__FLASH_SR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x0C)INT8_MAX __INT8_MAX__FLASH_ACR_ICEN (1 << 9)BIT28 (1<<28)GPIO_PORT_I_BASE (PERIPH_BASE_AHB1 + 0x2000)__GCC_ATOMIC_CHAR16_T_LOCK_FREE 2DESIG_UNIQUE_ID_BASE (0x1FFF7A10U)__DBL_MAX_EXP__ 1024__ATOMIC_RELEASE 3UINT_FAST8_MAX__FLT_MANT_DIG__ 24FLASH_OPTCR_OPTSTRT (1 << 1)__UDQ_IBIT__ 0__INT_LEAST32_TYPE__ long int__OPTIMIZE_SIZE__ 1__OPTIMIZE__ 1__UACCUM_MAX__ 0XFFFFFFFFP-16UK__FLT64_NORM_MAX__ 1.7976931348623157e+308F64UINTPTR_MAX__LDBL_DENORM_MIN__ 4.9406564584124654e-324L__INT64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_SAT 1__ULLFRACT_IBIT__ 0MMIO16(addr) (*(volatile uint16_t *)(addr))FLASH_OPTCR1 MMIO32(FLASH_MEM_INTERFACE_BASE + 0x18)DAC_BASE (PERIPH_BASE_APB1 + 0x7400)__GNUC__ 12BX_CAN1_BASE (PERIPH_BASE_APB1 + 0x6400)WCHAR_MAX__LONG_WIDTH__ 32__FLT_MAX__ 3.4028234663852886e+38FINT32_MAX __INT32_MAX____UACCUM_FBIT__ 16__UFRACT_EPSILON__ 0x1P-16UR__WCHAR_MIN__ 0U__UQQ_IBIT__ 0CORESIGHT_LSR_OFFSET 0xfb4__GCC_ATOMIC_LONG_LOCK_FREE 2__ULACCUM_MIN__ 0.0ULK__LDBL_MAX__ 1.7976931348623157e+308L__ARM_ARCH 7FLASH_ACR_LATENCY_MASK 0x0f__FLT_RADIX__ 2BIT3 (1<<3)long long intCORESIGHT_LAR_KEY 0xC5ACCE55__ARM_FEATURE_CMSEINT16_MAXINTPTR_MAX__LDBL_HAS_QUIET_NAN__ 1__LONG_LONG_WIDTH__ 64BIT6 (1<<6)__UINT_FAST64_MAX__ 0xffffffffffffffffULL__ARM_FP__HA_IBIT__ 8__INTPTR_WIDTH__ 32__GCC_ATOMIC_LLONG_LOCK_FREE 1BIT9 (1<<9)__FLT32X_MIN__ 2.2250738585072014e-308F32xUART7_BASE (PERIPH_BASE_APB1 + 0x7800)INTMAX_MAX __INTMAX_MAX____FLT64_MAX_EXP__ 1024UINT16_MAX__FLT64_MIN__ 2.2250738585072014e-308F64__INTMAX_C(c) c ## LL__ARM_ARCH_PROFILE__INT64_TYPE__ long long int__LFRACT_FBIT__ 31__CHAR_BIT__ 8__SIZEOF_WCHAR_T__ 4FLASH_SR_PGAERR (1 << 5)__FLT32X_MANT_DIG__ 53__UFRACT_MAX__ 0XFFFFP-16URINT64_MAXFPB_BASE (PPBI_BASE + 0x2000)INT_FAST64_MIN (-INT_FAST64_MAX - 1)__SFRACT_IBIT__ 0STIR_BASE (SCS_BASE + 0x0F00)__BYTE_ORDER__ __ORDER_LITTLE_ENDIAN____FLT32_EPSILON__ 1.1920928955078125e-7F32__ARM_NEON_FPINTPTR_MIN (-INTPTR_MAX - 1)UINT_FAST64_MAX __UINT_FAST64_MAX__TIM4_BASE (PERIPH_BASE_APB1 + 0x0800)ID_BASE (SCS_BASE + 0x0FD0)SYS_TICK_BASE (SCS_BASE + 0x0010)DESIG_FLASH_SIZE_BASE (0x1FFF7A22U)__UFRACT_FBIT__ 16__UDQ_FBIT__ 64__DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)__LDBL_MAX_10_EXP__ 308HASH_BASE (PERIPH_BASE_AHB2 + 0x60400)__INT_FAST32_TYPE__ intunsigned int__LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK__FLT_MIN_EXP__ (-125)__FLT64_HAS_QUIET_NAN__ 1FLASH_CR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x10)__USACCUM_IBIT__ 8SPI4_BASE (PERIPH_BASE_APB2 + 0x3400)ITM_BASE (PPBI_BASE + 0x0000)__FLT64_HAS_DENORM__ 1__FLT_DIG__ 6__UACCUM_EPSILON__ 0x1P-16UKFLASH_ACR_DCRST (1 << 12)__FLT_EVAL_METHOD__ 0__SCHAR_MAX__ 0x7fST_VREFINT_CAL MMIO16(0x1FFF7A2A)__INT_FAST8_WIDTH__ 32__ARM_FEATURE_LDREX__UQQ_FBIT__ 8STM32F4 1INT16_C__ARM_FP16_ARGS__GCC_IEC_559 0INT_LEAST8_MIN (-INT_LEAST8_MAX - 1)INT_LEAST16_MAX __INT_LEAST16_MAX____LFRACT_MAX__ 0X7FFFFFFFP-31LR__SIZEOF_PTRDIFF_T__ 4__STDC__ 1__ARM_FEATURE_IDIV 1__FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__DBGMCU_BASE (PPBI_BASE + 0x00042000)FLASH_CR_STRT (1 << 16)__ARM_FEATURE_COPROC 15TIM7_BASE (PERIPH_BASE_APB1 + 0x1400)UINT64_MAX __UINT64_MAX__TIM9_BASE (PERIPH_BASE_APB2 + 0x4000)INT8_MIN__ORDER_PDP_ENDIAN__ 3412/build/libopencm3/lib/stm32/f4PERIPH_BASE_AHB1 (PERIPH_BASE + 0x20000)__USA_FBIT__ 16UINTMAX_C(c) __UINTMAX_C(c)INT8_C__LDBL_MIN_10_EXP__ (-307)INT_LEAST16_MIN (-INT_LEAST16_MAX - 1)__FLT_HAS_QUIET_NAN__ 1__GCC_ATOMIC_CHAR_LOCK_FREE 2__LFRACT_EPSILON__ 0x1P-31LRFLASH_OPTCR_BOR_OFF (0x03 << 2)__ARM_SIZEOF_MINIMAL_ENUM 1UINT_FAST8_MAX __UINT_FAST8_MAX____FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x__arm__ 1__FLT32_MIN_10_EXP__ (-37)MMIO64(addr) (*(volatile uint64_t *)(addr))__ARM_FP16_FORMAT_ALTERNATIVEFLASH_SR_OPERR (1 << 1)__LDBL_NORM_MAX__ 1.7976931348623157e+308LINTPTR_MINDESIG_UNIQUE_ID1 MMIO32(DESIG_UNIQUE_ID_BASE + 4)__BIGGEST_ALIGNMENT__ 8INT8_C(c) __INT8_C(c)__TA_IBIT__ 64FLASH_OPTCR_BOR_LEVEL_1 (0x02 << 2)__ARM_FEATURE_QRDMX__ARM_ARCH_ISA_THUMB 2__LONG_LONG_MAX__ 0x7fffffffffffffffLL__WINT_WIDTH__ 32SIG_ATOMIC_MAX __SIG_ATOMIC_MAX__USB_OTG_FS_BASE (PERIPH_BASE_AHB2 + 0x00000)BIT11 (1<<11)UINT_LEAST16_MAX__UFRACT_IBIT__ 0__ARM_32BIT_STATE 1_GCC_STDINT_H __INT8_C(c) c__LFRACT_IBIT__ 0SIG_ATOMIC_MIN __SIG_ATOMIC_MIN____SIZEOF_INT__ 4INT_LEAST64_MIN (-INT_LEAST64_MAX - 1)__DBL_MIN_EXP__ (-1021)__LDBL_HAS_DENORM__ 1FLASH_CR_PROGRAM_X16 1INT8_MIN (-INT8_MAX - 1)FLASH_KEYR_KEY2 ((uint32_t)0xcdef89ab)__FLT32_DIG__ 6INT_LEAST16_MAXUINT_LEAST64_MAXBIT15 (1<<15)ADC_COMMON_BASE (PERIPH_BASE_APB2 + 0x2300)BIT21 (1<<21)__HAVE_SPECULATION_SAFE_VALUE 1__SACCUM_FBIT__ 7__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1INT32_MAX__ACCUM_MIN__ (-0X1P15K-0X1P15K)__ARM_FEATURE_CRYPTOFLASH_ACR_ICRST (1 << 11)UART4_BASE (PERIPH_BASE_APB1 + 0x4c00)BIT19 (1<<19)__UINT_LEAST64_MAX__ 0xffffffffffffffffULL__FRACT_IBIT__ 0PERIPH_BASE_AHB3 0x60000000U__FLT64_IS_IEC_60559__ 2FLASH_ACR_LATENCY_SHIFT 0BIT25 (1<<25)__ORDER_LITTLE_ENDIAN__ 1234ST_TSENSE_CAL2_110C MMIO16(0x1FFF7A2E)__FLT_NORM_MAX__ 3.4028234663852886e+38Flong long unsigned int__FLT_MIN_10_EXP__ (-37)GPIO_PORT_H_BASE (PERIPH_BASE_AHB1 + 0x1C00)__ULACCUM_IBIT__ 32__SHRT_MAX__ 0x7fff__LDBL_IS_IEC_60559__ 2__PTRDIFF_TYPE__ int__APCS_32__ 1__DQ_FBIT__ 63INT_LEAST64_MAX__SACCUM_IBIT__ 8reg32__UHQ_IBIT__ 0TIM2_BASE (PERIPH_BASE_APB1 + 0x0000)INT_LEAST8_MINBIT29 (1<<29)__INT_FAST16_TYPE__ intINT64_C__ULFRACT_MAX__ 0XFFFFFFFFP-32ULR__UINT_LEAST16_TYPE__ short unsigned int__LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK__CHAR16_TYPE__ short unsigned int__FLT32X_DIG__ 15FLASH_ACR_LATENCY_7WS 0x07__UTQ_FBIT__ 128FLASH_SR_WRPERR (1 << 4)__FINITE_MATH_ONLY__ 0__INT_FAST16_MAX__ 0x7fffffffPTRDIFF_MAX __PTRDIFF_MAX____SIZEOF_SHORT__ 2FLASH_ACR_LATENCY_0WS 0x00PERIPH_BASE_AHB2 0x50000000U__INT_FAST64_MAX__ 0x7fffffffffffffffLLTIM8_BASE (PERIPH_BASE_APB2 + 0x0400)BX_CAN2_BASE (PERIPH_BASE_APB1 + 0x6800)__ULFRACT_MIN__ 0.0ULRFLASH_ACR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x00)__DQ_IBIT__ 0__ARM_BF16_FORMAT_ALTERNATIVE__INT32_TYPE__ long intFLASH_CR_ERRIE (1 << 25)WCHAR_MINBEGIN_DECLS FLASH_SR_BSY (1 << 16)SPI5_BASE (PERIPH_BASE_APB2 + 0x5000)TIM10_BASE (PERIPH_BASE_APB2 + 0x4400)__UTQ_IBIT__ 0INT_FAST32_MAX __INT_FAST32_MAX____SA_FBIT__ 15__FLT32X_MAX__ 1.7976931348623157e+308F32xFLASH_OPTCR MMIO32(FLASH_MEM_INTERFACE_BASE + 0x14)__ARM_EABI__ 1INT16_MIN__ELF__ 1__FLT_IS_IEC_60559__ 2__THUMBEL__ 1__ARM_FEATURE_DSP 1FSMC_BASE (PERIPH_BASE_AHB3 + 0x40000000U)__QQ_IBIT__ 0__LLACCUM_FBIT__ 31LIBOPENCM3_FLASH_COMMON_F24_H __UINTMAX_TYPE__ long long unsigned int__USQ_IBIT__ 0__UINT_LEAST32_TYPE__ long unsigned intI2S2_EXT_BASE (PERIPH_BASE_APB1 + 0x3400)__ARM_FEATURE_NUMERIC_MAXMINflash_unlock_option_bytesGPIO_PORT_C_BASE (PERIPH_BASE_AHB1 + 0x0800)__GCC_ATOMIC_INT_LOCK_FREE 2INTMAX_MAXFMPI2C1_BASE (PERIPH_BASE_APB1 + 0x6000)FMC_BANK5 (PERIPH_BASE_AHB3 + 0x60000000U)__ARM_FEATURE_FP16_SCALAR_ARITHMETICUINT_FAST32_MAX __UINT_FAST32_MAX____USACCUM_EPSILON__ 0x1P-8UHK__DBL_HAS_QUIET_NAN__ 1FLASH_CR_PROGRAM_MASK 0x3__LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLRINT32_CDMA2_BASE (PERIPH_BASE_AHB1 + 0x6400)INT64_MIN__SACCUM_MAX__ 0X7FFFP-7HK__INTPTR_TYPE__ intUINT8_C__UINTPTR_TYPE__ unsigned intUINT16_C__REGISTER_PREFIX__ __FLT32_MAX__ 3.4028234663852886e+38F32__DBL_DIG__ 15__ULFRACT_EPSILON__ 0x1P-32ULR__SIZEOF_SIZE_T__ 4__UINT64_TYPE__ long long unsigned int__INT64_C(c) c ## LLTPIU_BASE (PPBI_BASE + 0x40000)__LDBL_MIN__ 2.2250738585072014e-308L__ARM_FEATURE_CDE__ACCUM_IBIT__ 16BKPSRAM_BASE (PERIPH_BASE_AHB1 + 0x4000)__GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"CORESIGHT_LAR_OFFSET 0xfb0short int__UINT16_C(c) cBIT31 (1<<31)__UDA_IBIT__ 32UINT_LEAST32_MAXBIT2 (1<<2)__ATOMIC_RELAXED 0__ARM_FEATURE_COPROCTIM13_BASE (PERIPH_BASE_APB1 + 0x1c00)FLASH_CR_SNB_SHIFT 3__DBL_HAS_INFINITY__ 1FMC_BANK2 (PERIPH_BASE_AHB3 + 0x10000000U)__SIG_ATOMIC_MAX__ 0x7fffffffUINT_LEAST32_MAX __UINT_LEAST32_MAX____FLT64_MANT_DIG__ 53GPIO_PORT_K_BASE (PERIPH_BASE_AHB1 + 0x2800)BIT5 (1<<5)BIT1 (1<<1)BIT26 (1<<26)INT_LEAST32_MAXflash_set_ws__USES_INITFINI__ 1__DBL_DECIMAL_DIG__ 17BIT8 (1<<8)INT16_C(c) __INT16_C(c)FLASH_CR_MER (1 << 2)__INT16_MAX__ 0x7fff__INT_WIDTH__ 32__ARM_FEATURE_SIMD32 1FLASH_OPTKEYR_KEY2 ((uint32_t)0x4c5d6e7f)__QQ_FBIT__ 7RTC_BASE (PERIPH_BASE_APB1 + 0x2800)__SIG_ATOMIC_WIDTH__ 32__FLT64_EPSILON__ 2.2204460492503131e-16F64__UTA_IBIT__ 64__ULLACCUM_IBIT__ 32FLASH_CR_PROGRAM_X64 3__ULLFRACT_EPSILON__ 0x1P-64ULLRfalse 0__SIZEOF_WINT_T__ 4__ARM_FEATURE_UNALIGNED 1__GXX_TYPEINFO_EQUALITY_INLINE 0__LDBL_DECIMAL_DIG__ 17__LACCUM_MIN__ (-0X1P31LK-0X1P31LK)__INT_FAST8_MAX__ 0x7fffffff__FLT32_HAS_DENORM__ 1__FLT32X_HAS_DENORM__ 1__ULLACCUM_MIN__ 0.0ULLK__INT_FAST32_WIDTH__ 32__ARM_ASM_SYNTAX_UNIFIED__ 1__UINT32_TYPE__ long unsigned intINTPTR_MAX __INTPTR_MAX____ARM_FEATURE_DOTPROD__ARM_PCS_VFP 1__ULLFRACT_MIN__ 0.0ULLR_STDBOOL_H UART8_BASE (PERIPH_BASE_APB1 + 0x7c00)INT_LEAST64_MIN__GCC_CONSTRUCTIVE_SIZE 64__LLFRACT_IBIT__ 0uint32_tSYSCFG_BASE (PERIPH_BASE_APB2 + 0x3800)BIT12 (1<<12)MPU_BASE (SCS_BASE + 0x0D90)__SACCUM_EPSILON__ 0x1P-7HK__GCC_ASM_FLAG_OUTPUTS__ 1__ARM_FP 4__UINT_FAST16_TYPE__ unsigned int__UHA_IBIT__ 8__ACCUM_EPSILON__ 0x1P-15K__ULACCUM_EPSILON__ 0x1P-32ULK__LDBL_DIG__ 15POWER_CONTROL_BASE (PERIPH_BASE_APB1 + 0x7000)BIT16 (1<<16)UINT64_C__SIZE_WIDTH__ 32SIG_ATOMIC_MAXGPIO_PORT_E_BASE (PERIPH_BASE_AHB1 + 0x1000)__WINT_MIN__ 0UINT_LEAST16_MINUINT_LEAST64_MAX __UINT_LEAST64_MAX____FLT64_DIG__ 15__WINT_MAX__ 0xffffffffUBIT22 (1<<22)__INT_LEAST8_WIDTH__ 8EXTI_BASE (PERIPH_BASE_APB2 + 0x3C00)WWDG_BASE (PERIPH_BASE_APB1 + 0x2c00)__INT_LEAST16_TYPE__ short int__DBL_MAX__ ((double)1.7976931348623157e+308L)INT32_MIN__LLFRACT_FBIT__ 63__FLT32_HAS_INFINITY__ 1UINTMAX_CFLASH_OPTCR_NRST_STDBY (1 << 7)INT_FAST16_MAX __INT_FAST16_MAX____ARMEL__ 1__HQ_FBIT__ 15__bool_true_false_are_defined 1I2C3_BASE (PERIPH_BASE_APB1 + 0x5C00)ETHERNET_BASE (PERIPH_BASE_AHB1 + 0x8000)__SIZE_MAX__ 0xffffffffUSPI2_BASE (PERIPH_BASE_APB1 + 0x3800)__ARM_ARCH__LONG_MAX__ 0x7fffffffLFLASH_ACR_LATENCY_3WS 0x03__ARM_FEATURE_LDREX 7PTRDIFF_MAXFLASH_OPTCR_OPTLOCK (1 << 0)__INTMAX_TYPE__ long long int__LLFRACT_EPSILON__ 0x1P-63LLR__SFRACT_MAX__ 0X7FP-7HRCRYP_BASE (PERIPH_BASE_AHB2 + 0x60000)__WCHAR_WIDTH__ 32WINT_MAX__INT16_C(c) cINT_FAST16_MIN (-INT_FAST16_MAX - 1)__DA_IBIT__ 32__PTRDIFF_WIDTH__ 32RNG_BASE (PERIPH_BASE_AHB2 + 0x60800)__ATOMIC_ACQ_REL 4__HQ_IBIT__ 0__DBL_MIN_10_EXP__ (-307)GPIO_PORT_J_BASE (PERIPH_BASE_AHB1 + 0x2400)__FLT32_NORM_MAX__ 3.4028234663852886e+38F32ADC1_BASE (PERIPH_BASE_APB2 + 0x2000)UINT64_C(c) __UINT64_C(c)__UINTMAX_MAX__ 0xffffffffffffffffULL__DBL_MANT_DIG__ 53__ULFRACT_IBIT__ 0INT_FAST16_MAXITR_BASE (SCS_BASE + 0x0000)FLASH_ACR_LATENCY_6WS 0x06__INT_MAX__ 0x7fffffff__INT_LEAST64_TYPE__ long long intFLASH_ACR_LATENCY_2WS 0x02__ARM_FEATURE_CDE_COPROCUINT32_CADC2_BASE (PERIPH_BASE_APB2 + 0x2100)GCC: (15:12.2.rel1-1) 12.2.1 20221205 |    A3aeabi)7E-M M  "   13!#%')+-/5Ar:n  47  .ERflash_common_all.c$t$dwm4.0.abb921a0aaad2653e18524772a7677abwm4.common.h.21.c9066c2f6b12c71b40226ea6107829a4wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444fwm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34wm4.common.h.67.5c568a1f62c8e726909b04e29f9e1fc0wm4.memorymap.h.21.8c90486dae5eea2d8efddd23fe5d09d9wm4.memorymap.h.28.d4265628b39d8c27901d9acd2ab09e64wm4.flash_common_idcache.h.29.c4c8bedb8492fa8fe35d5d69bd7daa91wm4.flash_common_f24.h.49.8c493190c5b657708d14040f6e2323b5wm4.flash.h.38.5b9c0a873a0a076ff47b375e7be20254flash_prefetch_enableflash_prefetch_disableflash_set_wsflash_unlock_option_bytes "&-4;BIPUcjx}    (  '-7@HNYjz !" #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{ #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{ #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{     # ) / 5 ; A G M S Y _ e k q w }                            % + 1 7 = C I O U [ a g m s y          #)/5;AGMSY_ekqx  '.5<CJQX_fmt{#*18?FMT[bipw~ &-4;BI  #)/5;AGMSY_ekqw} #)/5;AGMSY_ekq #)/5;AGMSY_ekqw} %+17=CIOU[agmsy  '.5<CJQX_fmt  #)/5;AGMSY_ekqw} ")07>  (#$#(4#8 D#H.symtab.strtab.shstrtab.text.data.bss.text.flash_prefetch_enable.text.flash_prefetch_disable.text.flash_set_ws.text.flash_unlock_option_bytes.rel.debug_info.debug_abbrev.rel.debug_loclists.rel.debug_aranges.rel.debug_rnglists.rel.debug_macro.rel.debug_line.debug_str.comment.rel.debug_frame.ARM.attributes.groupG4 8$G@ 8%GL 8&GX 8'Gd 8(Gp 8)G| 8*G 8+G 8,G 8-!',Hex @u8 @v88 @v(8% @w 8 @$wx8  @w08- @̅ 8IN @8!" @ĉ(8# @08%v @8'y @(8) @܎ 8+C @8- @8/F @ 810EU0n'*$oP& @̐@857pto4o9: sl N