ELF(4(BA&'()*+,-./01234567)) )hC`pGhC3hC)) )h#`pGh#3h#)) )hCS`pGhCShC#)) )h#S`pGh#Sh##)) )hC`pGhC3hC)) )h#`pGh#3h#h C`pG)h ) )#C`pG#@CSO@JCC")h ) )#pcC#`pG#pcCcA"C+ **ЊapG`pG`pG+ **"apGAapGapG++Уɲ CbpGK C CbpGK C CCbpG)) )ChCC`pGChCChC P `Q6$_ P1WA k4h12XRinteC F` ?f 9F,Zr]OT&dac$^P,4-vQBF<^dac)^P^O M dOMKE?kcDT4dac+^Pt9MQ?R,4vSd. dacd0^P,4d9v $dFv regf^RL_dacL/^P,4L8v _ Pp QQ R0O..dac.+^P,4.4v+#s.KSK reg0^{sPdac&^P$4^Q&"dac#^P,4,vQ L&Qdac"^P,4+vQ &dac^P,4(vQ Wj&dac^P,4'vQ _?&dac^P,4$vQPf&dac^P,4#vQ$ > .?:!;9!'@z:!;9 I:!;9 IB( :!;9 I:!; 9 I:!; 9 I .?:!; 9!'@z I~ :!; 9!I >! !I:!; 9! 4:!;9! IB% Uy$ > H}.?: ; 9 '@zQQQ&Q&,Q,<Q R R<RS&S&(S(<SQQ&Q&.QRR*R*.R S &r8$s!&( R8$s!(*SQQQQ(Q(.QRR*R*.R S & r6$s!&( R6$s!(*S|&&&&&&..4<&W&&&&&&..4<&~?@.# *  Q" %U`'(VFE } 9+Obg/UBs77sUN@ VK _?LQ- A`G R  [ZTc AV>G2i_o@Qu `T>[n66S C 44l=!]^r$'ER,;qMs:nnp3R2e9Z<rM mj>uhc*[f1e4t8j#*././Nn$Kst,d l5T]1F*ma al0%lQhJEU}Hi- <%Q= 2F2D3,P;7'DCoR,B:/R&"%$,v1I+Y,u^0Os7QZoxB00#b]meI}#Bh$L_"G8HO(A<DR69/ HK/ {^8CfY  8A>#DJCQrU0J);YJ=h_}J]+V@2r -"H# :-iQ4aANW?V: ?N0FJ @uyV"T^okrP]Y  9jOgpPAS[]"l'Cq9\,_P1UmC:>%F5DW(whTR:+VpmZr4rC{:gu %f=ZpsP SSV@E: bSr[hB74XJ"&= YC2'$s(L0(mH$![la*gf^. \ $ 4!PQI27'[:e='k/PP1 -?gFZ>/8QggM11jz/SNr2;EwrS/f[eJ/>[(KqC; S>lXYW&Mupe=X2KF\,G_#gACGjuX"d)GibQH_u&5VgYad!W"m)1,Nde6fHg jZkKn;o+pYq-t>u)xPy+:zo{ ~i,k ?]4H6E%qSU O\FnI0N3Qd:E} |at?_*@RASBI CDiE FXGJ7mKDLYM'QN4OP,JQ>RaS#CVfW3Z-s[a\Z]~Z^*e_7bn ccdcKe[f$BgX6hl;kldmniogp$qr:snt1uev=Bwdx9y'|W}iH~Bost(fS(}n_B$[JBWP%T7.Ai}<$7/c]mAm.1(4=.l71(4b7t:]=|@C,Fk?I"LOR<WFLbIeThknEq*vy?&|Be~H G@U4&?/ (E/7Y!w*,"q<IY{M2 .[B?+Wr m%+~kb"hZ/RD-E0l3t639H <2?oBEjMMPghG i-j=ksflQJm`n!opGq@rcs@tu>av8Iz2K}k|pGs >e*Ul&gNVcD$15> Yl5O#&qpuRb". sWG~kfjD^*g3}i`i'aHl7qKX-Q\gL!Y_0@{"`)B5d*+*(X?W ]^ <j4#OmM}=_,%I-Y \:g%!9$>|W-lWt2\HjO#Mi Wexc 3r?k+'0fv=3a9i(n>q8WtF18p9kZsU&;l9udaE1'o bj.Xu' KD2hd\|)bbGT1z6+Z`S,sXpgv ../common/usr/lib/gcc/arm-none-eabi/12.2.1/include../../../include/libopencm3/stm32/common../../../include/libopencm3/stm32../../../include/libopencm3/cm3../../../include/libopencm3/stm32/h7dac_common_all.cstdint.hdac_common_all.hdac.hcommon.hstdbool.hmemorymap.hmemorymap.hmemorymap.hdac.hdac_common_v2.hh 4!z  ? h 4!x  ? h 4!x  ? h 4!x  ? h 4!x  ? h 4!x  ?  / !Z//!s //". !< !Z//!s //" .!/Z!"!"! $ /Z!"!"!Z7 7 %  !"/'- ""/'- "h 4!x  ? __FP_FAST_FMAF64 1SCB_BASE (SCS_BASE + 0x0D00)__UHA_FBIT__ 8DAC_STMODR_STINCTRIGSEL2_T8 (0x8 << DAC_STMODR_STINCTRIGSEL2_SHIFT)__FLT64_DENORM_MIN__ 4.9406564584124654e-324F64CORESIGHT_LSR_SLK (1<<1)__GCC_ATOMIC_WCHAR_T_LOCK_FREE 2HSEM_BASE 0x58026400U__CHAR_UNSIGNED__ 1I2C4_BASE 0x58001C00UDAC_STR1_STINCDATA1_SHIFT 16__FLT64_HAS_INFINITY__ 1DAC_CR_TSEL2_HRR3 (0xB << DAC_CR_TSEL2_SHIFT)DAC_CR_MAMP2_SHIFT 24__LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)__GNUC_MINOR__ 2__GCC_DESTRUCTIVE_SIZE 64__LACCUM_EPSILON__ 0x1P-31LK__PTRDIFF_MAX__ 0x7fffffffSPI4_BASE 0x40013400U__ARM_FEATURE_FMA 1__SACCUM_MIN__ (-0X1P7HK-0X1P7HK)DAC_SHHSR_THOLD2_SHIFT 16__INTMAX_MAX__ 0x7fffffffffffffffLLDAC_STMODR_STINCTRIGSEL1_T2 (0x2 << DAC_STMODR_STINCTRIGSEL1_SHIFT)__TQ_IBIT__ 0__FLT64_DECIMAL_DIG__ 17WINT_MIN __WINT_MIN__INT_FAST64_MAXDAC_MCR_MODE2_SH_E_BUFF (0x4 << DAC_MCR_MODE2_SHIFT)__ATOMIC_CONSUME 1__ULACCUM_FBIT__ 32__WCHAR_MAX__ 0xffffffffUdac_set_waveform_characteristicsDAC_CR_TSEL2_SW (0x0 << DAC_CR_TSEL2_SHIFT)DAC_DHR8RD(dac) MMIO32((dac) + 0x28)DAC_SHSR2(dac) MMIO32((dac) + 0x44)I2C1_BASE 0x40005400UTIM5_BASE 0x40000C00UINT64_MAX __INT64_MAX__INTMAX_MIN__SIZEOF_LONG_LONG__ 8__DBL_MAX_10_EXP__ 308__FRACT_MIN__ (-0.5R-0.5R)__ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLKDAC_DHR12RD_DACC2DHR_SHIFT 16__USACCUM_MAX__ 0XFFFFP-8UHK__SFRACT_FBIT__ 7__INTMAX_WIDTH__ 64DAC_DHR12R2(dac) MMIO32((dac) + 0x14)__ARM_FEATURE_BF16_SCALAR_ARITHMETIC__SQ_IBIT__ 0__ORDER_PDP_ENDIAN__ 3412__SIZE_TYPE__ unsigned intDAC_ALIGN_RIGHT12__FP_FAST_FMA 1__FLT_HAS_DENORM__ 1__INT8_TYPE__ signed char__ARM_ARCH_PROFILE 77__USACCUM_MIN__ 0.0UHK__FLT32_DECIMAL_DIG__ 9DAC_CR_TSEL1_HRR5 (0xD << DAC_CR_TSEL1_SHIFT)SPI3_BASE 0x40003C00U__DECIMAL_DIG__ 17__LDBL_MIN_EXP__ (-1021)INT_FAST16_MIN__LDBL_MANT_DIG__ 53INT64_MIN (-INT64_MAX - 1)DAC_DOR1_DACC1DORB_MASK 0xFFF__UINT8_C(c) cDAC_CR_TSEL1_CK (0x0 << DAC_CR_TSEL1_SHIFT)__INT16_TYPE__ short intSAI3_BASE 0x40016000U__FLT64_MAX__ 1.7976931348623157e+308F64DAC_STMODR_STRSTTRIGSEL2_T7 (0x7 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)UINT_FAST32_MAXdac_software_triggerDAC_STMODR_STINCTRIGSEL2_T2 (0x2 << DAC_STMODR_STINCTRIGSEL2_SHIFT)DAC_MCR_HFSEL_DIS (0x0 << DAC_MCR_HFSEL_SHIFT)DAC_DHR12L2(dac) MMIO32((dac) + 0x18)INT_FAST64_MAX __INT_FAST64_MAX____GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1LPTIM2_BASE 0x58002400U__UINT_LEAST16_MAX__ 0xffff__STDC_HOSTED__ 1__ULLFRACT_FBIT__ 64__SIG_ATOMIC_TYPE__ int__INT_FAST64_TYPE__ long long int__WINT_TYPE__ unsigned int../common/dac_common_all.cINT32_MIN (-INT32_MAX - 1)__FLT32_MAX_10_EXP__ 38DAC_CR_TSEL2_T8 (0x1 << DAC_CR_TSEL2_SHIFT)DAC_CR_TSEL1_T15 (0x3 << DAC_CR_TSEL1_SHIFT)DAC_STMODR_STINCTRIGSEL1_T12 (0xC << DAC_STMODR_STINCTRIGSEL1_SHIFT)__USFRACT_MAX__ 0XFFP-8UHR__FP_FAST_FMAF32 1__UINTPTR_MAX__ 0xffffffffU__FLT32_MIN_EXP__ (-125)DAC_SHHR(dac) MMIO32((dac) + 0x48)UINT32_MAX __UINT32_MAX__DAC_CR_WAVE1_SHIFT 6__ULFRACT_FBIT__ 32INT8_MIN (-INT8_MAX - 1)__FLT64_MIN_10_EXP__ (-307)ADC3_BASE 0x58026000U__GNUC_EXECUTION_CHARSET_NAME "UTF-8"BIT10 (1<<10)__INT_FAST64_WIDTH__ 64__STDC_VERSION__ 199901LINT_LEAST64_MAX __INT_LEAST64_MAX__PERIPH_BASE_AHB3 0x51000000UDAC_STMODR_STINCTRIGSEL2_T3 (0x3 << DAC_STMODR_STINCTRIGSEL2_SHIFT)__SFRACT_EPSILON__ 0x1P-7HR__INT32_C(c) c ## LUINT32_C(c) __UINT32_C(c)__ORDER_BIG_ENDIAN__ 4321SIZE_MAX__SQ_FBIT__ 31DWT_BASE (PPBI_BASE + 0x1000)INT_LEAST32_MIN (-INT_LEAST32_MAX - 1)__UHQ_FBIT__ 16__FLT64_MIN_EXP__ (-1021)ITM_BASE (PPBI_BASE + 0x0000)__PTRDIFF_WIDTH__ 32TIM17_BASE 0x40014800U__UINT_FAST8_MAX__ 0xffffffffUDAC_MCR_MODE2_E (0x2 << DAC_MCR_MODE2_SHIFT)VREF_BASE 0x58003C00UUINT16_C(c) __UINT16_C(c)__LACCUM_IBIT__ 32DAC_MCR_DMADOUBLE1 (1 << 8)DAC_CR_TSEL1_HRR1 (0x9 << DAC_CR_TSEL1_SHIFT)__INT_FAST16_WIDTH__ 32DAC_STR1_STDIR1_SHIFT 12INTMAX_C__VERSION__ "12.2.1 20221205"DAC_SHHSR_THOLD1_MASK 0x1FF__VFP_FP__ 1__LLFRACT_MIN__ (-0.5LLR-0.5LLR)INT_FAST8_MAXDAC_CR_EN1 (1 << 0)DAC_DOR1(dac) MMIO32((dac) + 0x2C)dac_trigger_disable__UINT_FAST16_MAX__ 0xffffffffULPUART1_BASE 0x58000C00U__INTPTR_MAX__ 0x7fffffffINT64_C(c) __INT64_C(c)__UFRACT_MIN__ 0.0URDAC_STR2_STDIR2_INC (0x1 << DAC_STR_STDIR2_SHIFT)DAC_CR_TSEL1_SHIFT 2WCHAR_MAX __WCHAR_MAX____FLT32X_HAS_INFINITY__ 1UINT_FAST16_MAX __UINT_FAST16_MAX____UINT_LEAST8_TYPE__ unsigned char__ACCUM_FBIT__ 15__UACCUM_IBIT__ 16long intUINT8_MAXDAC_STMODR_STRSTTRIGSEL1_SHIFT 0SIZE_MAX __SIZE_MAX__DAC_MCR_MODE2_PERIPHERAL (0x1 << DAC_MCR_MODE2_SHIFT)__INT_FAST64_MAX__ 0x7fffffffffffffffLL__FLT32X_DECIMAL_DIG__ 17DAC_DHR12LD_DACC1DHR_SHIFT 0__DBL_MIN__ ((double)2.2250738585072014e-308L)__FLT32X_HAS_QUIET_NAN__ 1DAC_STMODR_STRSTTRIGSEL1_T7 (0x7 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)DAC_CR_TSEL1_T3 (0x8 << DAC_CR_TSEL1_SHIFT)__FLT32X_EPSILON__ 2.2204460492503131e-16F32xNVIC_BASE (SCS_BASE + 0x0100)__INT_FAST8_TYPE__ intBIT13 (1<<13)__UDA_FBIT__ 32DAC_CR_CEN1 (1 << 14)DAC_STMODR_STRSTTRIGSEL2_SHIFT 16DAC_MCR_DMADOUBLE2 (1 << 24)__UINTMAX_C(c) c ## ULL__SIZEOF_POINTER__ 4__INT_LEAST8_TYPE__ signed charDAC_DHR12LD_DACC2DHR_MSK 0xFFFDAC_DHR8R2(dac) MMIO32((dac) + 0x1C)__GCC_ATOMIC_BOOL_LOCK_FREE 2DAC_STR1(dac) MMIO32((dac) + 0x58)BIT4 (1<<4)UINT_FAST64_MAXBIT0 (1<<0)INT_FAST32_MAX__ARM_NEON____FLT32_MAX_EXP__ 128UINT_LEAST8_MAX __UINT_LEAST8_MAX__GNU C99 12.2.1 20221205 -mcpu=cortex-m7 -mthumb -mfloat-abi=hard -mfpu=fpv5-d16 -march=armv7e-m+fp.dp -ggdb3 -Os -std=c99 -fno-common -ffunction-sections -fdata-sections__THUMB_INTERWORK__ 1__ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLRDAC_STMODR_STINCTRIGSEL2_T14 (0xE << DAC_STMODR_STINCTRIGSEL2_SHIFT)short unsigned intBBIO_PERIPH(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x42000000 + (bit) * 4)__GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"BIT17 (1<<17)__FLT32X_MIN_10_EXP__ (-307)DAC_STMODR_STRSTTRIGSEL2_T3 (0x3 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)UINT8_MAX __UINT8_MAX____CHAR32_TYPE__ long unsigned intSIG_ATOMIC_MIN__ARM_FEATURE_FP16_VECTOR_ARITHMETICLIBOPENCM3_CM3_COMMON_H BIT23 (1<<23)__DBL_IS_IEC_60559__ 2__UINT_FAST32_MAX__ 0xffffffffUCRS_BASE 0x40008400U__FLT_MAX_EXP__ 128__SIZEOF_LONG__ 4LPTIM4_BASE 0x58002C00UDAC_MCR_MODE1_UNBUFFERED (0x2 << DAC_MCR_MODE1_SHIFT)dac_dma_disableEXTI_BASE 0x58000000U__SIZEOF_DOUBLE__ 8__INT_LEAST32_WIDTH__ 32__FLT32X_MIN_EXP__ (-1021)DAC_STR2(dac) MMIO32((dac) + 0x5C)DAC_STMODR_STRSTTRIGSEL2_T11 (0xB << DAC_STMODR_STRSTTRIGSEL2_SHIFT)BIT27 (1<<27)DAC_STMODR_STRSTTRIGSEL2_T8 (0x8 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)STM32H7 1DAC_CR_TSEL2_HRR5 (0xD << DAC_CR_TSEL2_SHIFT)__UTA_FBIT__ 64INTMAX_C(c) __INTMAX_C(c)DAC_CCR_OTRIM2_SHIFT 16__FLT_DECIMAL_DIG__ 9__thumb__ 1__INT_LEAST32_MAX__ 0x7fffffffLLIBOPENCM3_MEMORYMAP_COMMON_H signed charDAC_CR_WAVEx_MASK 0x3INT8_MAXINTMAX_MIN (-INTMAX_MAX - 1)INT32_C(c) __INT32_C(c)PERIPH_BASE_APB1 0x40000000U__GNUC_STDC_INLINE__ 1DAC_DHR12R2_DACC2DHR_SHIFT 0__INT64_C(c) c ## LL__FRACT_FBIT__ 15__LLACCUM_EPSILON__ 0x1P-31LLK__GNUC_PATCHLEVEL__ 1__GCC_ATOMIC_CHAR32_T_LOCK_FREE 2PTRDIFF_MIN__DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)__UINT64_C(c) c ## ULLDAC_DOR2_DACC2DOR_MSK 0xFFFUINTPTR_MAX __UINTPTR_MAX__USB1_OTG_HS_BASE 0x40040000UDAC_CR_TSEL2_T3 (0x8 << DAC_CR_TSEL2_SHIFT)HRTIM_BASE 0x40017400UDAC_CR_TSEL2_SHIFT 18__FLT64_MAX_10_EXP__ 308MMIO32(addr) (*(volatile uint32_t *)(addr))WINT_MINTIM1_BASE 0x40010000U__UINT_FAST32_TYPE__ unsigned intunsigned charEND_DECLS RCC_BASE 0x58024400U__FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32xUINT64_MAX__FLT_MAX_10_EXP__ 38__FRACT_MAX__ 0X7FFFP-15RDAC_CR_DMAUDRIE1 (1 << 13)INT_LEAST32_MAX __INT_LEAST32_MAX__DAC_STMODR_STRSTTRIGSEL2_T1 (0x1 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)__INT_FAST32_MAX__ 0x7fffffff__ATOMIC_SEQ_CST 5DAC_STMODR_STRSTTRIGSEL1_T2 (0x2 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)DAC_STR2_STDIR2_SHIFT 12DAC_SWTRIGR_SWTRIGB2 (1 << 17)__UINT16_MAX__ 0xffff__TQ_FBIT__ 127uint16_tDAC_DHR12RD_DACC1DHR_SHIFT 0DAC_STMODR_STINCTRIGSEL2_T13 (0xD << DAC_STMODR_STINCTRIGSEL2_SHIFT)__thumb2__ 1__ULLACCUM_FBIT__ 32JPEG_BASE 0x52003000UINT_FAST32_MIN (-INT_FAST32_MAX - 1)DAC_STMODR_STINCTRIGSEL2_T6 (0x6 << DAC_STMODR_STINCTRIGSEL2_SHIFT)__STRICT_ANSI__ 1USB2_OTG_FS_BASE 0x40080000UUINT_LEAST8_MAXUINT8_C(c) __UINT8_C(c)dac_align__SIZEOF_LONG_DOUBLE__ 8__PRAGMA_REDEFINE_EXTNAME 1__WCHAR_TYPE__ unsigned intWINT_MAX __WINT_MAX____USA_IBIT__ 16__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1DAC_DHR12R2_DACC2DHR_MASK 0xFFFPTRDIFF_MIN (-PTRDIFF_MAX - 1)__UINT_FAST64_TYPE__ long long unsigned intDAC_CR_TSEL2_T6 (0x7 << DAC_CR_TSEL2_SHIFT)DAC_MCR_MODE2_UNBUFFERED (0x2 << DAC_MCR_MODE2_SHIFT)__FLT_MIN__ 1.1754943508222875e-38F__HA_FBIT__ 7__FDPIC__DAC_SR_DMAUDR2 (1 << 29)DAC_MCR_HFSEL_MASK 0x3__FLT32_IS_IEC_60559__ 2INT_FAST64_MINDAC_DHR12LD(dac) MMIO32((dac) + 0x24)__USFRACT_IBIT__ 0__LDBL_EPSILON__ 2.2204460492503131e-16L__FLT64_EPSILON__ 2.2204460492503131e-16F64__USFRACT_MIN__ 0.0UHR__ARM_NEON__UINT8_MAX__ 0xff__LDBL_MAX_EXP__ 1024LIBOPENCM3_MEMORYMAP_H PERIPH_BASE_AHB4 0x58000000UDAC_SHSR1_TSAMPLE1_SHIFT 0BIT7 (1<<7)__DBL_HAS_DENORM__ 1sourcemampTIM14_BASE 0x40002000U__DA_FBIT__ 31long long intDAC_CR_TSEL1_HRR6 (0xE << DAC_CR_TSEL1_SHIFT)__GXX_ABI_VERSION 1017__INT_LEAST16_MAX__ 0x7fffSPI5_BASE 0x40015000U__FLT_DENORM_MIN__ 1.4012984643248171e-45F__LDBL_MAX__ 1.7976931348623157e+308L__ULLACCUM_EPSILON__ 0x1P-32ULLKDAC_SHHSR_THOLD1_SHIFT 0INT_LEAST8_MAX __INT_LEAST8_MAX__DAC_STR1_STRSTDATA1_SHIFT 0UART4_BASE 0x40004C00U__UINT32_C(c) c ## UL__UACCUM_MIN__ 0.0UKDAC_DOR2_DACC2DOR_SHIFT 0__FLT_EPSILON__ 1.1920928955078125e-7FDAC_DHR12R1_DACC1DHR_SHIFT 0DAC_DOR2_DACC2DORB_SHIFT 16DAC_CR_DMAEN1 (1 << 12)__ARM_ARCH_ISA_THUMBDAC_CR_TSEL1_T6 (0x7 << DAC_CR_TSEL1_SHIFT)DAC_STMODR_STINCTRIGSEL1_SW (0x0 << DAC_STMODR_STINCTRIGSEL1_SHIFT)__ARM_FEATURE_MATMUL_INT8LIBOPENCM3_CM3_MEMORYMAP_H __GCC_ATOMIC_SHORT_LOCK_FREE 2DAC_STMODR_STINCTRIGSEL1_T6 (0x6 << DAC_STMODR_STINCTRIGSEL1_SHIFT)DAC_STMODR_STINCTRIGSEL1_T11 (0xB << DAC_STMODR_STINCTRIGSEL1_SHIFT)DMAMUX2_BASE 0x58025800U__USACCUM_FBIT__ 8__GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1DAC_DHR12L1_DACC1DHR_MASK 0xFFFDAC_MCR_MODE1_E (0x2 << DAC_MCR_MODE1_SHIFT)__LACCUM_FBIT__ 31SCS_BASE (PPBI_BASE + 0xE000)__FLT32_HAS_QUIET_NAN__ 1SWPMI_BASE 0x40008800UDAC_SWTRIGR(dac) MMIO32((dac) + 0x04)__LDBL_HAS_INFINITY__ 1__TA_FBIT__ 63UINT16_MAX __UINT16_MAX__MMIO8(addr) (*(volatile uint8_t *)(addr))__FLT32X_MAX_10_EXP__ 308__ARM_ARCH_EXT_IDIV__ 1DAC_STMODR_STRSTTRIGSEL1_T1 (0x1 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)bool _BoolDAC_MCR_HFSEL_AHB160 (0x2 << DAC_MCR_HFSEL_SHIFT)UINTMAX_MAX __UINTMAX_MAX____SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)__UINT_LEAST8_MAX__ 0xffLPTIM5_BASE 0x58003000UDAC_DHR12L2_DACC2DHR_SHIFT 4BBIO_SRAM(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x22000000 + (bit) * 4)DAC_CR_EN2 (1 << 16)INT16_MAX __INT16_MAX____FP_FAST_FMAF 1DAC_MCR_MODE1_EP_BUFF (0x1 << DAC_MCR_MODE1_SHIFT)__FLT32X_IS_IEC_60559__ 2RTC_BASE 0x58004000UDAC_DHR8RD_DACC1DHR_SHIFT 0DAC_STMODR_STRSTTRIGSEL1_T9 (0x9 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)DAC_STMODR_STINCTRIGSEL2_T10 (0xA << DAC_STMODR_STINCTRIGSEL2_SHIFT)LIBOPENCM3_DEPRECATED(x) __attribute__((deprecated(x)))UINT32_MAX__INT_LEAST16_WIDTH__ 16__DEC_EVAL_METHOD__ 2DAC_STMODR_STRSTTRIGSEL1_T13 (0xD << DAC_STMODR_STRSTTRIGSEL1_SHIFT)__ARM_FEATURE_FP16_FMLDAC_DHR12L2_DACC2DHR_MASK 0xFFFINT16_MIN (-INT16_MAX - 1)__USFRACT_EPSILON__ 0x1P-8UHRDAC_MCR_MODE2_SH_EP_BUFF (0x5 << DAC_MCR_MODE2_SHIFT)DAC_CR_TSEL2_T7 (0x2 << DAC_CR_TSEL2_SHIFT)__USFRACT_FBIT__ 8CORESIGHT_LSR_SLI (1<<0)DAC_STR2_STDIR2_DEC (0x0 << DAC_STR_STDIR2_SHIFT)__USER_LABEL_PREFIX__ __UINT64_MAX__ 0xffffffffffffffffULLINT_FAST8_MININT_FAST8_MAX __INT_FAST8_MAX__TIM2_BASE 0x40000000U__UINT32_MAX__ 0xffffffffULDAC_SR_DORSTAT2 (1 << 28)DAC_DHR12LD_DACC1DHR_MSK 0xFFFUSART2_BASE 0x40004400U__INT_LEAST8_MAX__ 0x7f__GCC_ATOMIC_POINTER_LOCK_FREE 2__ARM_FEATURE_QBIT 1__ARM_FEATURE_CLZ 1__ATOMIC_ACQUIRE 2__ARM_FEATURE_COMPLEXDAC_DHR12L1_DACC1DHR_SHIFT 4TIM12_BASE 0x40001800UDAC_DHR8R1_DACC1DHR_MASK 0xFFDAC_CHANNEL2 (1 << 1)__ARM_SIZEOF_WCHAR_T 4__FLT32X_MAX_EXP__ 1024DAC_STMODR_STINCTRIGSEL2_T11 (0xB << DAC_STMODR_STINCTRIGSEL2_SHIFT)__UINT_LEAST32_MAX__ 0xffffffffULPERIPH_BASE 0x40000000U__DBL_EPSILON__ ((double)2.2204460492503131e-16L)INT_FAST8_MIN (-INT_FAST8_MAX - 1)__LFRACT_MIN__ (-0.5LR-0.5LR)DAC_STMODR_STRSTTRIGSEL1_T6 (0x6 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)__INT_LEAST64_WIDTH__ 64__FLT_HAS_INFINITY__ 1__ACCUM_MAX__ 0X7FFFFFFFP-15KDBGMCU_BASE 0x5C001000U__INT8_MAX__ 0x7fBIT14 (1<<14)__GCC_HAVE_DWARF2_CFI_ASM 1__ARM_FEATURE_CRC32__SFRACT_MIN__ (-0.5HR-0.5HR)long unsigned int__SA_IBIT__ 16__SHRT_WIDTH__ 16BIT20 (1<<20)__ARM_FEATURE_MVE__GCC_IEC_559_COMPLEX 2__ARM_FP16_FORMAT_IEEE__UINT16_TYPE__ short unsigned intDAC_SHRR(dac) MMIO32((dac) + 0x4C)DAC_DHR12LD_DACC2DHR_SHIFT 16UINT_LEAST16_MAX __UINT_LEAST16_MAX__DAC_STMODR_STINCTRIGSEL2_T15 (0xF << DAC_STMODR_STINCTRIGSEL2_SHIFT)GPIO_PORT_G_BASE 0x58021800UINT_FAST32_MIN__FLT_EVAL_METHOD_TS_18661_3__ 0DAC_CCR_OTRIM1_SHIFT 0__SCHAR_WIDTH__ 8LTDC_BASE 0x50001000UBIT18 (1<<18)UINT_FAST16_MAXchannel__UINT_FAST8_TYPE__ unsigned intDAC_SWTRIGR_SWTRIG1 (1 << 0)__LLACCUM_IBIT__ 32__FRACT_EPSILON__ 0x1P-15RFMC_BASE 0x52004000UBIT24 (1<<24)__UTQ_FBIT__ 128__INT32_MAX__ 0x7fffffffLDAC_MCR_MODE1_SAMPLEHOLD (0x4 << DAC_MCR_MODE1_SHIFT)UINTMAX_MAXDAC_CR_TSEL1_HR3 (0xF << DAC_CR_TSEL1_SHIFT)BIT30 (1<<30)__INT_LEAST64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_BF16_VECTOR_ARITHMETICDAC_DOR1_DACC1DORB_SHIFT 16PPBI_BASE (0xE0000000U)DAC_MCR_MODE1_SHIFT 0__FLT32_MANT_DIG__ 24INT_LEAST8_MAX__FLT32_DENORM_MIN__ 1.4012984643248171e-45F32DMA2_BASE 0x40020400U__UINT_LEAST64_TYPE__ long long unsigned intWCHAR_MIN __WCHAR_MIN__DAC_STMODR_STRSTTRIGSEL1_T8 (0x8 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)INT8_MAX __INT8_MAX__BIT28 (1<<28)TIM13_BASE 0x40001C00U__GCC_ATOMIC_CHAR16_T_LOCK_FREE 2USART3_BASE 0x40004800UDAC_CR(dac) MMIO32((dac) + 0x00)__DBL_MAX_EXP__ 1024DCMI_BASE 0x48020000UUINT_FAST8_MAX__FLT_MANT_DIG__ 24__UDQ_IBIT__ 0__OPTIMIZE_SIZE__ 1__OPTIMIZE__ 1__FLT64_NORM_MAX__ 1.7976931348623157e+308F64UINTPTR_MAX__LDBL_DENORM_MIN__ 4.9406564584124654e-324L__INT64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_SAT 1DAC_STMODR_STRSTTRIGSEL2_T12 (0xC << DAC_STMODR_STRSTTRIGSEL2_SHIFT)PERIPH_BASE_AHB2 0x48020000U__ULLFRACT_IBIT__ 0DAC_STR1_STRSTDATA1_MASK 0xFFFMMIO16(addr) (*(volatile uint16_t *)(addr))DAC_STMODR_STINCTRIGSEL1_T3 (0x3 << DAC_STMODR_STINCTRIGSEL1_SHIFT)dac_wave__GNUC__ 12__FLT32_DIG__ 6WCHAR_MAXTIM8_BASE 0x40010400U__LONG_WIDTH__ 32__FLT_MAX__ 3.4028234663852886e+38FINT32_MAX __INT32_MAX____UACCUM_FBIT__ 16__UFRACT_EPSILON__ 0x1P-16UR__WCHAR_MIN__ 0U__UQQ_IBIT__ 0CORESIGHT_LSR_OFFSET 0xfb4TIM16_BASE 0x40014400U__GCC_ATOMIC_LONG_LOCK_FREE 2__ULACCUM_MIN__ 0.0ULKDAC_STR1_STDIR1_INC (0x1 << DAC_STR_STDIR1_SHIFT)__INT_MAX__ 0x7fffffff__ARM_ARCH 7__FLT_RADIX__ 2BIT3 (1<<3)DMA1_BASE 0x40020000UCORESIGHT_LAR_KEY 0xC5ACCE55__ARM_FEATURE_CMSEINT16_MAXINTPTR_MAXDAC_STMODR_STINCTRIGSEL1_T1 (0x1 << DAC_STMODR_STINCTRIGSEL1_SHIFT)DAC_MCR_MODE1_PERIPHERAL (0x1 << DAC_MCR_MODE1_SHIFT)__LDBL_HAS_QUIET_NAN__ 1__LONG_LONG_WIDTH__ 64BIT6 (1<<6)LPTIM1_BASE 0x40002400UDAC_DOR2(dac) MMIO32((dac) + 0x30)GPIO_PORT_C_BASE 0x58020800U__UINT_FAST64_MAX__ 0xffffffffffffffffULLDAC_DHR8R2_DACC2DHR_MASK 0xFF__ARM_FP__HA_IBIT__ 8LIBOPENCM3_DAC_COMMON_ALL_H __INTPTR_WIDTH__ 32__GCC_ATOMIC_LLONG_LOCK_FREE 1BIT9 (1<<9)__FLT32X_MIN__ 2.2250738585072014e-308F32xDAC_CR_TSEL2_T15 (0x3 << DAC_CR_TSEL2_SHIFT)INTMAX_MAX __INTMAX_MAX____FLT64_MAX_EXP__ 1024UINT16_MAXDAC_STR2_STINCDATA2_SHIFT 16__FLT64_MIN__ 2.2250738585072014e-308F64__INTMAX_C(c) c ## LLDAC_CR_TSEL1_T2 (0x4 << DAC_CR_TSEL1_SHIFT)CHROMART_BASE 0x52001000UDAC_CR_TEN1 (1 << 1)__ARM_ARCH_PROFILE__INT64_TYPE__ long long int__LFRACT_FBIT__ 31__CHAR_BIT__ 8__SIZEOF_WCHAR_T__ 4DAC_DHR8RD_DACC2DHR_MSK 0xFFdac_disableDAC_DHR12RD(dac) MMIO32((dac) + 0x20)DAC_DHR12R1_DACC1DHR_MASK 0xFFF__UFRACT_MAX__ 0XFFFFP-16URalignINT64_MAXFPB_BASE (PPBI_BASE + 0x2000)DAC_MCR_MODE1_SH_E_BUFF (0x4 << DAC_MCR_MODE1_SHIFT)DAC_MCR_HFSEL_SHIFT 14DAC_SWTRIGR_SWTRIG2 (1 << 1)INT_FAST64_MIN (-INT_FAST64_MAX - 1)__SFRACT_IBIT__ 0DAC_CR_TSEL2_HRR4 (0xC << DAC_CR_TSEL2_SHIFT)DAC_CR_TSEL2_HRR2 (0xA << DAC_CR_TSEL2_SHIFT)STIR_BASE (SCS_BASE + 0x0F00)__BYTE_ORDER__ __ORDER_LITTLE_ENDIAN____FLT32_EPSILON__ 1.1920928955078125e-7F32__ARM_NEON_FPINTPTR_MIN (-INTPTR_MAX - 1)UINT_FAST64_MAX __UINT_FAST64_MAX__SPDIFRX1_BASE 0x40004000UTIM4_BASE 0x40000800UID_BASE (SCS_BASE + 0x0FD0)SYS_TICK_BASE (SCS_BASE + 0x0010)DMAMUX1_BASE 0x40020800UUSART6_BASE 0x40011400U__ATOMIC_RELEASE 3__UDQ_FBIT__ 64__DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)DAC_BASE 0x40007400U__LDBL_MAX_10_EXP__ 308I2C2_BASE 0x40005800UDAC_MCR_SINFORMAT1 (1 << 9)__INT_FAST32_TYPE__ intGPV_BASE 0x51000000U__FLT32_NORM_MAX__ 3.4028234663852886e+38F32unsigned int__LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK__FLT_MIN_EXP__ (-125)__FLT64_HAS_QUIET_NAN__ 1__USACCUM_IBIT__ 8__ARM_ARCH_7EM__ 1PERIPH_BASE_AHB1 0x40020000U__FLT64_HAS_DENORM__ 1__FLT_DIG__ 6__UACCUM_EPSILON__ 0x1P-16UKDAC_CHANNEL_BOTH (DAC_CHANNEL1 | DAC_CHANNEL2)__FP_FAST_FMAL 1SDMMC1_BASE 0x52007000U__FLT_EVAL_METHOD__ 0DAC_STMODR_STINCTRIGSEL1_T14 (0xE << DAC_STMODR_STINCTRIGSEL1_SHIFT)DAC_CCR(dac) MMIO32((dac) + 0x38)__SCHAR_MAX__ 0x7fINT_LEAST32_MIN__INT_FAST8_WIDTH__ 32DAC_STMODR_STINCTRIGSEL1_T5 (0x5 << DAC_STMODR_STINCTRIGSEL1_SHIFT)__ARM_FEATURE_LDREXDAC_CR_WAVE2_SHIFT 22__UQQ_FBIT__ 8DAC_DHR8R1_DACC1DHR_SHIFT 0INT16_C__ARM_FP16_ARGS__UACCUM_MAX__ 0XFFFFFFFFP-16UK__GCC_IEC_559 2dac_load_data_buffer_dualINT_LEAST16_MAX __INT_LEAST16_MAX____LFRACT_MAX__ 0X7FFFFFFFP-31LR__SIZEOF_PTRDIFF_T__ 4__STDC__ 1DAC_STMODR_STRSTTRIGSEL2_T10 (0xA << DAC_STMODR_STRSTTRIGSEL2_SHIFT)__ARM_FEATURE_IDIV 1DAC_STMODR_STRSTTRIGSEL1_T4 (0x4 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)__FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__DAC_CR_TSEL2_HRR1 (0x9 << DAC_CR_TSEL2_SHIFT)__UINT8_TYPE__ unsigned charDAC_SR_CAL_FLAG1 (1 << 14)DAC_CR_TSEL1_T7 (0x2 << DAC_CR_TSEL1_SHIFT)DAC_MCR_MODE2_E_BUFF (0x0 << DAC_MCR_MODE2_SHIFT)__ARM_FEATURE_COPROC 15CAN_CCU_BASE 0x4000A800UUINT64_MAX __UINT64_MAX__false 0DAC_CR_MAMPx_MASK 0xfINT8_MINDAC_STMODR_STINCTRIGSEL2_SHIFT 24true 1__USA_FBIT__ 16UINTMAX_C(c) __UINTMAX_C(c)DAC_DHR12RD_DACC2DHR_MASK 0xFFFDAC_CR_TSEL2_HR2 (0xF << DAC_CR_TSEL2_SHIFT)__LDBL_MIN_10_EXP__ (-307)INT_LEAST16_MIN (-INT_LEAST16_MAX - 1)__FLT_HAS_QUIET_NAN__ 1IWDG1_BASE 0x58004800U__GCC_ATOMIC_CHAR_LOCK_FREE 2DAC_CR_DMAUDRIE2 (1 << 29)__LFRACT_EPSILON__ 0x1P-31LRFLASH_MEM_INTERFACE_BASE 0x52002000UDAC_CR_TSEL2_T4 (0x5 << DAC_CR_TSEL2_SHIFT)__FP_FAST_FMAF32x 1__ARM_SIZEOF_MINIMAL_ENUM 1UINT_FAST8_MAX __UINT_FAST8_MAX__I2C3_BASE 0x40005C00U__FLT32X_NORM_MAX__ 1.7976931348623157e+308F32x__SIZEOF_FLOAT__ 4__arm__ 1DAC_CR_TEN2 (1 << 17)__FLT32_MIN_10_EXP__ (-37)ETHERNET_MAC_BASE 0x40028000UMMIO64(addr) (*(volatile uint64_t *)(addr))DAC_STMODR_STINCTRIGSEL1_T13 (0xD << DAC_STMODR_STINCTRIGSEL1_SHIFT)__ARM_FP16_FORMAT_ALTERNATIVE__LDBL_NORM_MAX__ 1.7976931348623157e+308LINTPTR_MINDAC_SR(dac) MMIO32((dac) + 0x34)DAC_MCR_MODE2_SH_EP (0x7 << DAC_MCR_MODE2_SHIFT)__BIGGEST_ALIGNMENT__ 8INT8_C(c) __INT8_C(c)__TA_IBIT__ 64GPIO_PORT_F_BASE 0x58021400Udac_trigger_enableDAC_SHSR2_TSAMPLE2_MASK 0x1FFDAC_STMODR_STINCTRIGSEL2_T1 (0x1 << DAC_STMODR_STINCTRIGSEL2_SHIFT)__ARM_FEATURE_QRDMXDAC_DHR12RD_DACC1DHR_MSK 0xFFF__ARM_ARCH_ISA_THUMB 2DAC_CR_CEN2 (1 << 30)__LONG_LONG_MAX__ 0x7fffffffffffffffLL__WINT_WIDTH__ 32SIG_ATOMIC_MAX __SIG_ATOMIC_MAX__BIT11 (1<<11)UINT_LEAST16_MAX__UFRACT_IBIT__ 0__ARM_32BIT_STATE 1DAC_CR_TSEL1_HRR2 (0xA << DAC_CR_TSEL1_SHIFT)_GCC_STDINT_H __INT8_C(c) c__LFRACT_IBIT__ 0SIG_ATOMIC_MIN __SIG_ATOMIC_MIN____SIZEOF_INT__ 4INT_LEAST64_MIN (-INT_LEAST64_MAX - 1)DAC_WAVE_SAWTOOTH__DBL_MIN_EXP__ (-1021)__LDBL_HAS_DENORM__ 1data1data2DAC_STMODR_STINCTRIGSEL2_SW (0x0 << DAC_STMODR_STINCTRIGSEL2_SHIFT)DAC_SHSR1_TSAMPLE1_MASK 0x1FFdac_set_waveform_generationINT_LEAST16_MAXBIT15 (1<<15)/build/libopencm3/lib/stm32/h7GPIO_PORT_K_BASE 0x58022800UBIT21 (1<<21)__HAVE_SPECULATION_SAFE_VALUE 1__SACCUM_FBIT__ 7__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1INT32_MAXUART5_BASE 0x40005000U__ACCUM_MIN__ (-0X1P15K-0X1P15K)dac_set_trigger_sourceLIBOPENCM3_DAC_H __ARM_FEATURE_CRYPTOQUADSPI_BASE 0x52005000U__INT_LEAST32_TYPE__ long intBIT19 (1<<19)__UINT_LEAST64_MAX__ 0xffffffffffffffffULL__DBL_DECIMAL_DIG__ 17__FRACT_IBIT__ 0UINT_LEAST64_MAX__FLT64_IS_IEC_60559__ 2BIT25 (1<<25)__ORDER_LITTLE_ENDIAN__ 1234DAC_SR_CAL_FLAG2 (1 << 30)__FLT_NORM_MAX__ 3.4028234663852886e+38Flong long unsigned int__FLT_MIN_10_EXP__ (-37)BIT31 (1<<31)dac_disable_waveform_generation__ULACCUM_IBIT__ 32__SHRT_MAX__ 0x7fff__LDBL_IS_IEC_60559__ 2__PTRDIFF_TYPE__ int__APCS_32__ 1LPTIM3_BASE 0x58002800UINT_LEAST64_MAX__SACCUM_IBIT__ 8__DQ_FBIT__ 63__UHQ_IBIT__ 0INT_LEAST8_MINDAC_STMODR_STRSTTRIGSEL1_T12 (0xC << DAC_STMODR_STRSTTRIGSEL1_SHIFT)BIT29 (1<<29)OPAMP_BASE 0x40009000U__INT_FAST16_TYPE__ intDAC_CR_DMAEN2 (1 << 28)INT64_C__ULFRACT_MAX__ 0XFFFFFFFFP-32ULRdac_load_data_buffer_single__UINT_LEAST16_TYPE__ short unsigned int__LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK__CHAR16_TYPE__ short unsigned intDAC_STMODR_STRSTTRIGSEL1_T5 (0x5 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)__FLT32X_DIG__ 15DAC_CR_TSEL1_E9 (0x6 << DAC_CR_TSEL1_SHIFT)GPIO_PORT_J_BASE 0x58022400U__FINITE_MATH_ONLY__ 0__INT_FAST16_MAX__ 0x7fffffffDAC_STMODR_STINCTRIGSEL1_SHIFT 8INT_LEAST8_MIN (-INT_LEAST8_MAX - 1)PTRDIFF_MAX __PTRDIFF_MAX____SIZEOF_SHORT__ 2DAC1 DAC_BASE__ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULKUINT_FAST32_MAX __UINT_FAST32_MAX____ULFRACT_MIN__ 0.0ULRDAC_CR_TSEL1_HRR3 (0xB << DAC_CR_TSEL1_SHIFT)__DQ_IBIT__ 0__ARM_BF16_FORMAT_ALTERNATIVE__INT32_TYPE__ long intCAN_MSG_BASE 0x4000AC00UDAC_DHR8RD_DACC1DHR_MSK 0xFFDAC_STMODR_STRSTTRIGSEL2_T6 (0x6 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)DAC_STR2_STINCDATA2_MASK 0xFFFFWCHAR_MINDAC_MCR_MODE1_SH_EP_BUFF (0x5 << DAC_MCR_MODE1_SHIFT)DAC_SR_BWST1 (1 << 15)BEGIN_DECLS DAC_MCR_MODE1_EP (0x3 << DAC_MCR_MODE1_SHIFT)DAC_STMODR_STINCTRIGSEL1_T10 (0xA << DAC_STMODR_STINCTRIGSEL1_SHIFT)DAC_STMODR_STRSTTRIGSEL1_T14 (0xE << DAC_STMODR_STRSTTRIGSEL1_SHIFT)SYSCFG_BASE 0x58000400U__ARM_FP 14__UTQ_IBIT__ 0INT_FAST32_MAX __INT_FAST32_MAX____SA_FBIT__ 15__LLFRACT_EPSILON__ 0x1P-63LLR__FLT32X_MAX__ 1.7976931348623157e+308F32x__FLT32_MIN__ 1.1754943508222875e-38F32DAC_STR1_STINCDATA1_MASK 0xFFFFINT16_MIN__ELF__ 1__FLT_IS_IEC_60559__ 2__THUMBEL__ 1DELAY_QSPI_BASE 0x52006000URNG_BASE 0x48021800U__ARM_FEATURE_DSP 1DAC_WAVE_DISABLE__QQ_IBIT__ 0GPIO_PORT_I_BASE 0x58022000UDAC_CHANNEL1 (1 << 0)HASH_BASE 0x48021400U__LLACCUM_FBIT__ 31__UINTMAX_TYPE__ long long unsigned intDAC_STMODR_STRSTTRIGSEL1_T10 (0xA << DAC_STMODR_STRSTTRIGSEL1_SHIFT)__USQ_IBIT__ 0HDMI_CEC_BASE 0x40006C00U__UINT_LEAST32_TYPE__ long unsigned int__ARM_FEATURE_NUMERIC_MAXMIN__INTMAX_TYPE__ long long int__GCC_ATOMIC_INT_LOCK_FREE 2ADC1_ADC2_BASE 0x40022000UDAC_DHR8RD_DACC2DHR_SHIFT 8INTMAX_MAXDAC_STR1_STDIR1_DEC (0x0 << DAC_STR_STDIR1_SHIFT)DAC_STR2_STRSTDATA2_MASK 0xFFFDAC_MCR_MODE2_SH_E (0x6 << DAC_MCR_MODE2_SHIFT)DAC_STMODR_STRSTTRIGSEL1_SW (0x0 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)__ARM_FEATURE_FP16_SCALAR_ARITHMETIC__USACCUM_EPSILON__ 0x1P-8UHK__DBL_HAS_QUIET_NAN__ 1DAC_MCR_MODE1_SH_E (0x6 << DAC_MCR_MODE1_SHIFT)__LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLRINT32_CTIM6_BASE 0x40001000UDAC_DHR8R1(dac) MMIO32((dac) + 0x10)DAC_WAVE_TRIANGLEINT64_MIN__SACCUM_MAX__ 0X7FFFP-7HK__INTPTR_TYPE__ intUINT8_C__UINTPTR_TYPE__ unsigned intBDMA_BASE 0x58025400UDAC_SR_DAC1RDY (1 << 11)UINT16_C__REGISTER_PREFIX__ __FLT32_MAX__ 3.4028234663852886e+38F32__DBL_DIG__ 15__ULFRACT_EPSILON__ 0x1P-32ULRDAC_MCR_MODE1_SH_EP (0x7 << DAC_MCR_MODE1_SHIFT)__SIZEOF_SIZE_T__ 4__UINT64_TYPE__ long long unsigned intDAC_SHHSR_THOLD2_MASK 0x1FFDAC_MCR_MODE2_SAMPLEHOLD (0x4 << DAC_MCR_MODE2_SHIFT)TPIU_BASE (PPBI_BASE + 0x40000)UART7_BASE 0x40007800U__LDBL_MIN__ 2.2250738585072014e-308L__ARM_FEATURE_CDE__ACCUM_IBIT__ 16DAC_STMODR_STRSTTRIGSEL1_T11 (0xB << DAC_STMODR_STRSTTRIGSEL1_SHIFT)LIBOPENCM3_DAC_COMMON_V2_H CORESIGHT_LAR_OFFSET 0xfb0DAC_CR_TSEL2_E9 (0x6 << DAC_CR_TSEL2_SHIFT)short intDAC_MCR_HFSEL_AHB80 (0x1 << DAC_MCR_HFSEL_SHIFT)DAC_ALIGN_RIGHT8__UFRACT_FBIT__ 16__UINT16_C(c) cDAC_MCR_MODE2_SHIFT 16DAC_CR_TSEL2_HRR6 (0xE << DAC_CR_TSEL2_SHIFT)__UDA_IBIT__ 32UINT_LEAST32_MAXDAC_STMODR_STRSTTRIGSEL2_SW (0x0 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)MDMA_BASE 0x52000000USDMMC2_BASE 0x48022400UBIT2 (1<<2)DAC_STMODR_STINCTRIGSEL1_T8 (0x8 << DAC_STMODR_STINCTRIGSEL1_SHIFT)__ATOMIC_RELAXED 0DAC_STMODR_STRSTTRIGSEL1_T3 (0x3 << DAC_STMODR_STRSTTRIGSEL1_SHIFT)__ARM_FEATURE_COPROCDAC_DHR12R1(dac) MMIO32((dac) + 0x08)__DBL_HAS_INFINITY__ 1UINT_LEAST64_MAX __UINT_LEAST64_MAX____SIG_ATOMIC_MAX__ 0x7fffffffUINT_LEAST32_MAX __UINT_LEAST32_MAX____FLT64_MANT_DIG__ 53DAC_STMODR_STINCTRIGSEL2_T5 (0x5 << DAC_STMODR_STINCTRIGSEL2_SHIFT)DAC_CR_TSEL1_HRR4 (0xC << DAC_CR_TSEL1_SHIFT)TIM7_BASE 0x40001400UBIT5 (1<<5)BIT1 (1<<1)INT8_CDAC_MCR_MODE1_E_BUFF (0x0 << DAC_MCR_MODE1_SHIFT)INT_LEAST32_MAX__USES_INITFINI__ 1DAC_STMODR_STINCTRIGSEL1_T4 (0x4 << DAC_STMODR_STINCTRIGSEL1_SHIFT)DFSDM1_BASE 0x40017000UBIT8 (1<<8)USART1_BASE 0x40011000UINT16_C(c) __INT16_C(c)GPIO_PORT_E_BASE 0x58021000UCRYPTO_BASE 0x48021000UDAC_CR_MAMP1_SHIFT 8DAC_STMODR_STINCTRIGSEL2_T4 (0x4 << DAC_STMODR_STINCTRIGSEL2_SHIFT)__INT16_MAX__ 0x7fff__INT_WIDTH__ 32__ARM_FEATURE_SIMD32 1SPI1_BASE 0x40013000UDAC_CR_TSEL1_T4 (0x5 << DAC_CR_TSEL1_SHIFT)__QQ_FBIT__ 7MDIOS_BASE 0x40009400UDAC_ALIGN_LEFT12dac_enable__SIG_ATOMIC_WIDTH__ 32DAC_CR_TSEL2_T2 (0x4 << DAC_CR_TSEL2_SHIFT)SAI4_BASE 0x58005400UWWDG1_BASE 0x50003000UDAC_STMODR_STINCTRIGSEL2_T12 (0xC << DAC_STMODR_STINCTRIGSEL2_SHIFT)DAC_CCR_OTRIM2_MASK 0x1F__UTA_IBIT__ 64__ULLACCUM_IBIT__ 32__ULLFRACT_EPSILON__ 0x1P-64ULLRDAC_STMODR_STRSTTRIGSEL1_T15 (0xF << DAC_STMODR_STRSTTRIGSEL1_SHIFT)SAI1_BASE 0x40015800U__SIZEOF_WINT_T__ 4__ARM_FEATURE_UNALIGNED 1__GXX_TYPEINFO_EQUALITY_INLINE 0__LDBL_DECIMAL_DIG__ 17DAC_STMODR_STINCTRIGSEL1_T15 (0xF << DAC_STMODR_STINCTRIGSEL1_SHIFT)__LACCUM_MIN__ (-0X1P31LK-0X1P31LK)__INT_FAST8_MAX__ 0x7fffffff__FLT32_HAS_DENORM__ 1__FLT32X_HAS_DENORM__ 1GPIO_PORT_B_BASE 0x58020400UDAC_STMODR_STRSTTRIGSEL2_T2 (0x2 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)__INT_FAST32_WIDTH__ 32DAC_MCR_SINFORMAT2 (1 << 25)DAC_CCR_OTRIM1_MASK 0x1FSAI2_BASE 0x40015C00U__ARM_ASM_SYNTAX_UNIFIED__ 1SPI6_BASE 0x58001400USPI2_BASE 0x40003800U__UINT32_TYPE__ long unsigned intINTPTR_MAX __INTPTR_MAX____ARM_FEATURE_DOTPROD__ARM_PCS_VFP 1dac_dma_enableDAC_SR_DORSTAT1 (1 << 12)DAC_STMODR_STINCTRIGSEL1_T9 (0x9 << DAC_STMODR_STINCTRIGSEL1_SHIFT)__ULLFRACT_MIN__ 0.0ULLR_STDBOOL_H DAC_STMODR(dac) MMIO32((dac) + 0x60)INT_LEAST64_MIN__GCC_CONSTRUCTIVE_SIZE 64DAC_STMODR_STRSTTRIGSEL2_T14 (0xE << DAC_STMODR_STRSTTRIGSEL2_SHIFT)DAC_SR_DMAUDR1 (1 << 13)__LLFRACT_IBIT__ 0uint32_tBIT12 (1<<12)DAC_STMODR_STINCTRIGSEL2_T9 (0x9 << DAC_STMODR_STINCTRIGSEL2_SHIFT)MPU_BASE (SCS_BASE + 0x0D90)__SACCUM_EPSILON__ 0x1P-7HK__GCC_ASM_FLAG_OUTPUTS__ 1DAC_SWTRIGR_SWTRIGB1 (1 << 16)GPIO_PORT_H_BASE 0x58021C00UDAC_MCR_MODE2_EP_BUFF (0x1 << DAC_MCR_MODE2_SHIFT)DAC_MCR(dac) MMIO32((dac) + 0x3C)__UINT_FAST16_TYPE__ unsigned intDAC_DOR1_DACC1DOR_MSK 0xFFF__UHA_IBIT__ 8DELAY_SDMMC1_BASE 0x52008000U__ACCUM_EPSILON__ 0x1P-15K__ULACCUM_EPSILON__ 0x1P-32ULKTIM3_BASE 0x40000400U__LDBL_DIG__ 15UINT64_C__SIZE_WIDTH__ 32SIG_ATOMIC_MAXBIT16 (1<<16)DAC_SHSR2_TSAMPLE2_SHIFT 0__WINT_MIN__ 0UINT_LEAST16_MINDAC_STMODR_STRSTTRIGSEL2_T4 (0x4 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)__FLT64_DIG__ 15UART8_BASE 0x40007C00U__WINT_MAX__ 0xffffffffUBIT22 (1<<22)__INT_LEAST8_WIDTH__ 8TIM15_BASE 0x40014000UPERIPH_BASE_APB2 0x40010000U__INT_LEAST16_TYPE__ short intGPIO_PORT_A_BASE 0x58020000UFDCAN2_BASE 0x4000A400U__DBL_MAX__ ((double)1.7976931348623157e+308L)INT32_MIN__LLFRACT_FBIT__ 63__FLT32_HAS_INFINITY__ 1DAC_STMODR_STINCTRIGSEL1_T7 (0x7 << DAC_STMODR_STINCTRIGSEL1_SHIFT)UINTMAX_CDAC_STMODR_STRSTTRIGSEL2_T13 (0xD << DAC_STMODR_STRSTTRIGSEL2_SHIFT)INT_FAST16_MAX __INT_FAST16_MAX____ARMEL__ 1__HQ_FBIT__ 15__bool_true_false_are_defined 1DAC_CR_TSEL1_T8 (0x1 << DAC_CR_TSEL1_SHIFT)BIT26 (1<<26)__SIZE_MAX__ 0xffffffffUPOWER_CONTROL_BASE 0x58024800UDAC_DHR8R2_DACC2DHR_SHIFT 0DAC_STMODR_STRSTTRIGSEL2_T5 (0x5 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)DAC_DOR2_DACC2DORB_MASK 0xFFF__ARM_ARCH__LONG_MAX__ 0x7fffffffLPERIPH_BASE_APB3 0x50000000UDAC_MCR_MODE2_EP (0x3 << DAC_MCR_MODE2_SHIFT)DAC_WAVE_NOISECRC_BASE 0x58024C00UDAC_STMODR_STINCTRIGSEL2_T7 (0x7 << DAC_STMODR_STINCTRIGSEL2_SHIFT)__ARM_FEATURE_LDREX 7PTRDIFF_MAXDAC_DOR1_DACC1DOR_SHIFT 0__USQ_FBIT__ 32__SFRACT_MAX__ 0X7FP-7HR__FLT32X_MANT_DIG__ 53__WCHAR_WIDTH__ 32waveDAC_SR_DAC2RDY (1 << 27)WINT_MAXDELAY_SDMMC2_BASE 0x48022800U__INT16_C(c) cDAC_STMODR_STRSTTRIGSEL2_T15 (0xF << DAC_STMODR_STRSTTRIGSEL2_SHIFT)INT_FAST16_MIN (-INT_FAST16_MAX - 1)__DA_IBIT__ 32__ATOMIC_ACQ_REL 4__HQ_IBIT__ 0__DBL_MIN_10_EXP__ (-307)dataDAC_STMODR_STRSTTRIGSEL2_T9 (0x9 << DAC_STMODR_STRSTTRIGSEL2_SHIFT)DAC_STR2_STRSTDATA2_SHIFT 0FDCAN1_BASE 0x4000A000UCOMP1_BASE 0x58003800UDAC_SHSR1(dac) MMIO32((dac) + 0x40)DAC_DHR12L1(dac) MMIO32((dac) + 0x0C)UINT64_C(c) __UINT64_C(c)__UINTMAX_MAX__ 0xffffffffffffffffULL__DBL_MANT_DIG__ 53__ULFRACT_IBIT__ 0GPIO_PORT_D_BASE 0x58020C00UDAC_SR_BWST2 (1 << 31)INT_FAST16_MAXITR_BASE (SCS_BASE + 0x0000)__ARM_EABI__ 1__INT_LEAST64_TYPE__ long long int__ARM_FEATURE_CDE_COPROC__ULLACCUM_MIN__ 0.0ULLKUINT32_CGCC: (15:12.2.rel1-1) 12.2.1 20221205 | & & & & & &  .  . 4 < &A1aeabi'7E-M M  "     8 "$8:&(*,.0246<?p8l ;> & &&&&&&:Q.m.4<&dac_common_all.c$t$dwm4.0.229593fe694cf4afacfbf14dc4c5ff23wm4.common.h.21.c9066c2f6b12c71b40226ea6107829a4wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444fwm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34wm4.common.h.67.5c568a1f62c8e726909b04e29f9e1fc0wm4.memorymap.h.21.8c90486dae5eea2d8efddd23fe5d09d9wm4.memorymap.h.26.4cc6d30d78c2a8d3e9b217f24760b237wm4.dac_common_all.h.40.700c8b20d54ea552640b2834de3cd787wm4.dac_common_v2.h.45.3bbf3ef357d975a716c86cb4a70a37f9dac_enabledac_disabledac_dma_enabledac_dma_disabledac_trigger_enabledac_trigger_disabledac_set_trigger_sourcedac_set_waveform_generationdac_disable_waveform_generationdac_set_waveform_characteristicsdac_load_data_buffer_singledac_load_data_buffer_dualdac_software_triggerM! '''$"&&%-'4';'B'I'N'Z'_'k'r''''''''''''''"'-"1"6'A"E"J'U"Y"_'e'''''""'"""" '/':">"C`'f'""'""""''''#'( D'R'W s'' '''''Ll,T|   ( 0 8@HPX`hp   % +17=CIOU&()*'+-,7'@'H-N.Y'b'j/p0w'' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'w'}'''''''''''''''''''''''' ''''%'+'1'7'='C'I'O'U'['a'g'm's'y'''''''''''''''''''''''' ''''!'''-'3'9'?'E'K'Q'W']'c'i'o'u'{'''''''''''''''''''''''' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'w'}'''''''''''''''''''''''' ''''%'+'1'7'='C'I'O'U'['a'g'm's'y'''''''''''''''''''''''' ''''!'''-'3'9'?'E'K'Q'W']'c'i'o'u'{'''''''''''''''''''''''' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'w'}'''''''''''''''''''''''' ''''%'+'1'7'='C'I'O'U'['a'g'm's'y'''''''''''''''''''''''' ''''!'''-'3'9'?'E'K'Q'W']'c'i'o'u'{''''''''''''''''''''''' ' ' ' ' '# ') '/ '5 '; 'A 'G 'M 'S 'Y '_ 'e 'k 'q 'w '} ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '% '+ '1 '7 '= 'C 'I 'O 'U '[ 'a 'g 'm 's 'y ' ' ' ' ' ' ' ' ' ' ' '' '''' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'x''''''''''''''''''''' ''' '''.'5'<'C'J'Q'X'_'f'm't'{''''''''''''''''''''''''#'*'1'8'?'F'M'T'['b'i'p'w'~'''''''''''''''''''' ''''&'-'4';'B'I'' ''''' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'w'}''''''''''''''''''' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'w'}'''''''''''''''''''''''' ''''%'+'1'7'='C'I'O'U'['a'g'm's'y'''''''''''''''''''''''' '''!'('/'6'='D'K'R'Y'`'g'n'u'|'''''''''''' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'w'}''''''''''''''''''''' '''!'('/'6'='D'K'R'Y'`'g'n'u'|'''''' ''''#')'/'5';'A'G'M'S'Y'_'e'k'q'w'}'''''''''''''''''''''''''$'+'2'9'@'G'N'U'\'c'j'q'x''''''''''''''''''''' ''' '''.'5'<'C'J'Q'X'_'f'm't'{''''''''''''''''''''''''#'*'1'8'?'F'M'T'['b'i'p'w'~'''''''''''''''''''' ''''&'-'4';'B'I'P'W'^'e'l's'z''''''''''''''''''''' '' * a K`(1$1(418 D1H T1X d1ht1x111111.symtab.strtab.shstrtab.text.data.bss.text.dac_enable.text.dac_disable.text.dac_dma_enable.text.dac_dma_disable.text.dac_trigger_enable.text.dac_trigger_disable.text.dac_set_trigger_source.text.dac_set_waveform_generation.rel.text.dac_disable_waveform_generation.text.dac_set_waveform_characteristics.text.dac_load_data_buffer_single.text.dac_load_data_buffer_dual.text.dac_software_trigger.rel.debug_info.debug_abbrev.rel.debug_loclists.rel.debug_aranges.rel.debug_rnglists.rel.debug_macro.rel.debug_line.debug_str.comment.rel.debug_frame.ARM.attributes.groupI4 ?2I@ ?3IL ?4IX ?5Id ?6Ip ?7I| ?8I ?9I ?:!',&=&O&d&z8&^&. @4?.=4_$<`&  @<?: @$P?v  @tp?  [ @h?"Q  @Lx?$  @ĬP?& @ ?(N @4?*" @ (?, @40?.v @d?0z @?2A @?4 @t?6# @dh?80( v0˞',( @?<9pԟ20@F 8P