ELF(4(;: !"#$%&'()*+,-./0hBh;:pcpCi:Ch:p"Ch:Ci@i:8pbCCpG(OC#L CB \C)C JXP1CCCCC@R ( !E !SC + Z4`*G int`; &ntrpntwrntrcn ,n-nKnEFFFYF13591  *?d3?# cmd@)# @(nEA@9n\X;6ATyo&+TNt+# ,T|( $ >  :!; 9!I8  :!; 9!I8 :!; 9 IB>! !I:!; 9!:!; 9 IB4:!; 9! IB % Uy : ; 9 I $ >   : ; 9  .?: ; 9 '@z.?: ; 9 'I@z IPdP.Q.<Q\P#1?P#1@$N?$!P# 1<$ !P#18$ !p4$!P1H$NG$!P#1D$NC$!>B\P#1?P#1@$N?$!P# 1<$ !P#18$ !p4$!P1H$NG$!P#1D$NC$!BHZP#1?P#1@$N?$!P# 1<$ !P#18$ !p!P1H$NG$!P#1D$NC$!HNbP#1?P#1@$N?$!P# 1<$ !P#18$ !P#14$!P1H$NG$!P#1D$NC$!$NdNd@.t  &2> ;2 TW(9ar00pJD HJsR6BG IZ8P>( ?cYHN NI)K6}>+ZFR=8]Fcb~I^NF/!I:v)-[PPQ <Hc_LC3|H\z^,+V24`sC B\v6bLUu$vW_*V-15Q'X''BD]h a"& 8u ).)$T>)!FbY=Ub qY  T5P5< =:+<,;&3n0@<;GA2GQ! *?%MbQDa40_G]+Qx)aU P~V)\=?H\:*X3?BRe1De#4k<+H.?E A}Q3;8.%Y]4#) jU\j T 60T)<;XG`I($L-A5_SfF)*[2!h=N<"m XI0H3+K[{cw-m;Wc QWMo^a ;HKgA==3Z H5N90-L<5L*4 ya#BO[>?]TmWhQA'r<zm F]?/f"N~35"Z (E*6}X>rM.(1FX!C*MZj(D(+{4=_C(N W@(6mRsA_3nH<[3M!5C4^ ~5jL{+ BX=wO3Q&*8dOcZL`$;>YT>,Sc"R.KXMV?3DdBe/f.?g; jkn4oY%pMq9t06u#xEFy2z]{~& y7%Pk6>. H=OE=\?CV,V< :TjUH ZDGG&U '}')_0@3c^Ta,L,EUK?X7843ZjB8C1YO5=K-Y$_JUT\C$bD c2Ks/`E)U P=VoPhTIjP_Q= c 9\b }^N?X!.L")%Z!4$&7?'ZX2~^C#D1EFAI%L>QRUSyTT 4U{VUW4XY[VZ5[ \b]Z^_q*`Eay\bc,dFe+fEg\hqi-jqGk^l1m/nHo.pGJ"w.;" %7*"0R8Bcsb?$@A+BCDYE"F;LG]J[K|<LAMM(N-O\PD@Q6RKTS:VWW,Z`[aT\]M]M^V_I0bcdAe(Ofi9g0/h4kC6l*VmnYoJp]Aq rg3s-8t?u;Wv9wgVxm2y|}>~]%b_W IN#\R:DNA:OF 0'8Y5 /(UwP9\'G*$`+&,-.3@4;5#9:Z;>AND ,KYLQM/N(O9RuBUB VJW )XX YB\1`_`a0bi@ebf4"iW j;k!lo pq}Ar_EuFv+w\xlywL W_S0W[M-:(JNO^ JQSK%$La<I3!hS+#Rq%&3#\7K#THH J-Mj?/& aTA"U%<'W)D8#!$G2%:&:+`,;-CH.O1/c\2@^3 456J9a:;t:+=y ?$x!R+0P%7W4_bX^''-*(BPS^SL@XE.W];-RJZ6}#C._cD(1P>h&Td ../common../../../include/libopencm3/stm32/common/usr/lib/gcc/arm-none-eabi/12.2.1/include../../../include/libopencm3/stm32../../../include/libopencm3/cm3../../../include/libopencm3/stm32/h7fmc_common_f47.cfmc_common_f47.hstdint.hfsmc.hcommon.hstdbool.hmemorymap.hmemorymap.hmemorymap.hfmc.h&*y!!"!! %.< ..!. $9!. #,!!"! !<"B? Bq.<  I ! /  M /h  /" /" /" /" /FMC_SDSR_MODE1_SHIFT 1modereg__FP_FAST_FMAF64 1SCB_BASE (SCS_BASE + 0x0D00)__UHA_FBIT__ 8FSMC_BWTR_CLKDIV (1 << 20)FSMC_BTx_ACCMOD_C (2)FMC_SDCR_MWID_32b (2 << FMC_SDCR_MWID_SHIFT)__FLT64_DENORM_MIN__ 4.9406564584124654e-324F64CORESIGHT_LSR_SLK (1<<1)__GCC_ATOMIC_WCHAR_T_LOCK_FREE 2HSEM_BASE 0x58026400U__CHAR_UNSIGNED__ 1FSMC_PIO4_IOHOLDX (1 << 16)FMC_SDCR_NC_10 (2 << FMC_SDCR_NC_SHIFT)I2C4_BASE 0x58001C00U__FLT64_HAS_INFINITY__ 1FMC_BANK8_BASE 0xd0000000U__LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)__GNUC_MINOR__ 2__GCC_DESTRUCTIVE_SIZE 64__LACCUM_EPSILON__ 0x1P-31LKSDRAM_MODE_BURST_LENGTH_4 ((uint16_t)0x0002)__PTRDIFF_MAX__ 0x7fffffffLIBOPENCM3_FSMC_H __ARM_FEATURE_FMA 1__SACCUM_MIN__ (-0X1P7HK-0X1P7HK)__INTMAX_MAX__ 0x7fffffffffffffffLL__TQ_IBIT__ 0__FLT64_DECIMAL_DIG__ 17WINT_MIN __WINT_MIN__INT_FAST64_MAXFMC_SDRTR MMIO32(FSMC_BASE + 0x154)__ATOMIC_CONSUME 1__ULACCUM_FBIT__ 32__WCHAR_MAX__ 0xffffffffUFMC_SDCR_CAS_1CYC (1 << FMC_SDCR_CAS_SHIFT)FSMC_BTR_DATLAT (1 << 24)I2C1_BASE 0x40005400UTIM5_BASE 0x40000C00UINT64_MAX __INT64_MAX__INTMAX_MIN__SIZEOF_LONG_LONG__ 8__DBL_MAX_10_EXP__ 308__FRACT_MIN__ (-0.5R-0.5R)__ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLKFSMC_BTR2 FSMC_BTR(1)__USACCUM_MAX__ 0XFFFFP-8UHK__SFRACT_FBIT__ 7__INTMAX_WIDTH__ 64__ARM_FEATURE_BF16_SCALAR_ARITHMETIC__SQ_IBIT__ 0__ORDER_PDP_ENDIAN__ 3412__SIZE_TYPE__ unsigned int__FP_FAST_FMA 1__FLT_HAS_DENORM__ 1__INT8_TYPE__ signed char__FLT32_MIN__ 1.1754943508222875e-38F32__USACCUM_MIN__ 0.0UHK__FLT32_DECIMAL_DIG__ 9SPI3_BASE 0x40003C00U__DECIMAL_DIG__ 17__LDBL_MIN_EXP__ (-1021)__LDBL_MANT_DIG__ 53INT64_MIN (-INT64_MAX - 1)fmc_sdram_commandCAN_MSG_BASE 0x4000AC00U__UINT8_C(c) c__INT16_TYPE__ short intSAI3_BASE 0x40016000U__FLT64_MAX__ 1.7976931348623157e+308F64UINT_FAST32_MAXFMC_SDCR_RPIPE_1CLK (1 << FMC_SDCR_RPIPE_SHIFT)INT_FAST64_MAX __INT_FAST64_MAX____GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1LPTIM2_BASE 0x58002400U__UINT_LEAST16_MAX__ 0xffff__STDC_HOSTED__ 1__ULLFRACT_FBIT__ 64FMC_SDCMR MMIO32(FSMC_BASE + (uint32_t) 0x150)__SIG_ATOMIC_TYPE__ intSDRAM_MODE_WRITEBURST_MODE_SINGLE ((uint16_t)0x0200)__INT_FAST64_TYPE__ long long int__WINT_TYPE__ unsigned intFSMC_BTR_ADDSETx(x) (((x) & 0x0f) << 0)INT32_MIN (-INT32_MAX - 1)__FLT32_MAX_10_EXP__ 38__USFRACT_MAX__ 0XFFP-8UHR__FP_FAST_FMAF32 1__UINTPTR_MAX__ 0xffffffffUFMC_SDCR_SDCLK_2HCLK (2 << FMC_SDCR_SDCLK_SHIFT)__FLT32_MIN_EXP__ (-125)FSMC_SR4 FSMC_SR(3)FMC_SDCR_NR_SHIFT 2UINT32_MAX __UINT32_MAX__FSMC_BTR1 FSMC_BTR(0)FMC_SDTR_TRP_MASK (15 << FMC_SDTR_TRP_SHIFT)__ULFRACT_FBIT__ 32INT8_MIN (-INT8_MAX - 1)__FLT64_MIN_10_EXP__ (-307)ADC3_BASE 0x58026000U__GNUC_EXECUTION_CHARSET_NAME "UTF-8"BIT10 (1<<10)__INT_FAST64_WIDTH__ 64__STDC_VERSION__ 199901LINT_LEAST64_MAX __INT_LEAST64_MAX__PERIPH_BASE_AHB3 0x51000000U__SFRACT_EPSILON__ 0x1P-7HRSDRAM_MODE_BURST_LENGTH_1 ((uint16_t)0x0000)__INT32_C(c) c ## LUINT32_C(c) __UINT32_C(c)__ORDER_BIG_ENDIAN__ 4321SIZE_MAXFSMC_BCR_MWID (1 << 4)__SQ_FBIT__ 31DWT_BASE (PPBI_BASE + 0x1000)INT_LEAST32_MIN (-INT_LEAST32_MAX - 1)SDRAM_POWER_DOWNFMC_SDCR_SDCLK_SHIFT 10__UHQ_FBIT__ 16__FLT64_MIN_EXP__ (-1021)FSMC_BTx_ACCMOD_D (3)__PTRDIFF_WIDTH__ 32TIM17_BASE 0x40014800UINT8_C(c) __INT8_C(c)__UINT_FAST8_MAX__ 0xffffffffUVREF_BASE 0x58003C00USDRAM_MODE_CAS_LATENCY_3 ((uint16_t)0x0030)UINT16_C(c) __UINT16_C(c)FMC_SDCR_MWID_SHIFT 4__LACCUM_IBIT__ 32__INT_FAST16_WIDTH__ 32INTMAX_C__VERSION__ "12.2.1 20221205"__VFP_FP__ 1__LLFRACT_MIN__ (-0.5LLR-0.5LLR)INT_FAST8_MAXresult__UINT_FAST16_MAX__ 0xffffffffULPUART1_BASE 0x58000C00UFSMC_SR_IFS (1 << 2)__INTPTR_MAX__ 0x7fffffffINT64_C(c) __INT64_C(c)FSMC_BTR3 FSMC_BTR(2)__UFRACT_MIN__ 0.0URRCC_BASE 0x58024400UWCHAR_MAX __WCHAR_MAX__FSMC_BCR_WAITPOL (1 << 9)__FLT32X_HAS_INFINITY__ 1UINT_FAST16_MAX __UINT_FAST16_MAX__FSMC_BCR_EXTMOD (1 << 14)FMC_SDTR_TRP_SHIFT 20__UINT_LEAST8_TYPE__ unsigned char__ACCUM_FBIT__ 15__UACCUM_IBIT__ 16long intUINT8_MAXSIZE_MAX __SIZE_MAX____INT_FAST64_MAX__ 0x7fffffffffffffffLL__FLT32X_DECIMAL_DIG__ 17__DBL_MIN__ ((double)2.2250738585072014e-308L)__FLT32X_HAS_QUIET_NAN__ 1__FLT32X_EPSILON__ 2.2204460492503131e-16F32xFMC_SDCR_CAS_SHIFT 7NVIC_BASE (SCS_BASE + 0x0100)__INT_FAST8_TYPE__ intBIT13 (1<<13)__UDA_FBIT__ 32FMC_BANK7_BASE 0xc0000000U__UINTMAX_C(c) c ## ULL__SIZEOF_POINTER__ 4__INT_LEAST8_TYPE__ signed char__GCC_ATOMIC_BOOL_LOCK_FREE 2BIT4 (1<<4)UINT_FAST64_MAXBIT0 (1<<0)INT_FAST32_MAX__ARM_NEON__FMC_SDTR_TRCD_MASK (15 << FMC_SDTR_TRCD_SHIFT)__FLT32_MAX_EXP__ 128UINT_LEAST8_MAX __UINT_LEAST8_MAX__GNU C99 12.2.1 20221205 -mcpu=cortex-m7 -mthumb -mfloat-abi=hard -mfpu=fpv5-d16 -march=armv7e-m+fp.dp -ggdb3 -Os -std=c99 -fno-common -ffunction-sections -fdata-sections__THUMB_INTERWORK__ 1__ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLRFSMC_PCR_TCLR (1 << 9)short unsigned intBBIO_PERIPH(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x42000000 + (bit) * 4)BIT7 (1<<7)BIT17 (1<<17)__FLT32X_MIN_10_EXP__ (-307)FMC_BANK6_BASE 0xb0000000UUINT8_MAX __UINT8_MAX____CHAR32_TYPE__ long unsigned intSIG_ATOMIC_MIN__ARM_FEATURE_FP16_VECTOR_ARITHMETICLIBOPENCM3_CM3_COMMON_H BIT23 (1<<23)SDRAM_MODE_CAS_LATENCY_2 ((uint16_t)0x0020)__DBL_IS_IEC_60559__ 2__UINT_FAST32_MAX__ 0xffffffffUCRS_BASE 0x40008400U__FLT_MAX_EXP__ 128__SIZEOF_LONG__ 4LPTIM4_BASE 0x58002C00USDRAM_AUTO_REFRESHFMC_SDSR_RE (1 << 0)EXTI_BASE 0x58000000U__SIZEOF_DOUBLE__ 8__INT_LEAST32_WIDTH__ 32__FLT32X_MIN_EXP__ (-1021)FMC_SDCMR_MODE_PALL 2FSMC_PIO4_IOSETX (1 << 0)FSMC_PCR_ECCPS (1 << 17)FMC_SDCR_NC_11 (3 << FMC_SDCR_NC_SHIFT)trasBIT27 (1<<27)STM32H7 1FMC_SDCMR_MODE_LOAD_MODE_REGISTER 4__UTA_FBIT__ 64INTMAX_C(c) __INTMAX_C(c)FSMC_BTR_DATASTx(x) (((x) & 0xff) << 8)__FLT_DECIMAL_DIG__ 9FSMC_SR_IFEN (1 << 5)__thumb__ 1SDRAM_PALLLIBOPENCM3_MEMORYMAP_COMMON_H signed charFSMC_SR_ILS (1 << 1)INT8_MAXINTMAX_MIN (-INTMAX_MAX - 1)INT32_C(c) __INT32_C(c)PERIPH_BASE_APB1 0x40000000U__GNUC_STDC_INLINE__ 1SDRAM_NORMAL__INT64_C(c) c ## LL__FRACT_FBIT__ 15__LLACCUM_EPSILON__ 0x1P-31LLK__GNUC_PATCHLEVEL__ 1__GCC_ATOMIC_CHAR32_T_LOCK_FREE 2SPI4_BASE 0x40013400UPTRDIFF_MIN__DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)SDRAM_SELF_REFRESHUINTPTR_MAX __UINTPTR_MAX__USB1_OTG_HS_BASE 0x40040000UFSMC_PMEM_MEMHOLDX (1 << 16)__FLT64_MAX_10_EXP__ 308MMIO32(addr) (*(volatile uint32_t *)(addr))WINT_MINFMC_SDTR_DNC_MASK (FMC_SDTR_TRP_MASK | FMC_SDTR_TRC_MASK)FSMC_BWTR1 FSMC_BWTR(0)TIM1_BASE 0x40010000U__UINT_FAST32_TYPE__ unsigned intunsigned charEND_DECLS __SIZEOF_FLOAT__ 4__FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32xUINT64_MAX__FLT_MAX_10_EXP__ 38FMC_SDTR_TWR_SHIFT 16__FRACT_MAX__ 0X7FFFP-15RINT_LEAST32_MAX __INT_LEAST32_MAX__FMC_SDTR2 FMC_SDTR(1)__INT_FAST32_MAX__ 0x7fffffff__ATOMIC_SEQ_CST 5FMC_SDCMR_CTB2 (1 << 3)FSMC_SR(x) MMIO32(FSMC_BASE + 0x44 + 0x20 * (x))FSMC_BCR1 FSMC_BCR(0)__UINT16_MAX__ 0xffff__TQ_FBIT__ 127FMC_SDTR_TRCD_SHIFT 24__USQ_FBIT__ 32FSMC_BTx_ACCMOD_A (0)INT_FAST16_MINtrcdFSMC_PATT(x) MMIO32(FSMC_BASE + 0x4c + 0x20 * (x))__thumb2__ 1__ULLACCUM_FBIT__ 32FMC_SDCR_NR_11 (0 << FMC_SDCR_NR_SHIFT)FSMC_SR_FEMPT (1 << 6)JPEG_BASE 0x52003000U__STRICT_ANSI__ 1USB2_OTG_FS_BASE 0x40080000UUINT_LEAST8_MAXUINT8_C(c) __UINT8_C(c)__SIZEOF_LONG_DOUBLE__ 8__PRAGMA_REDEFINE_EXTNAME 1__WCHAR_TYPE__ unsigned intWINT_MAX __WINT_MAX__FMC_SDTR_TRC_MASK (15 << FMC_SDTR_TRC_SHIFT)__USA_IBIT__ 16__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1PTRDIFF_MIN (-PTRDIFF_MAX - 1)FSMC_BTR_DATAST (1 << 8)__UINT_FAST64_TYPE__ long long unsigned intFMC_SDTR_TXSR_SHIFT 4autorefresh__FLT_MIN__ 1.1754943508222875e-38F__HA_FBIT__ 7FSMC_BTR4 FSMC_BTR(3)__FDPIC____FLT32_IS_IEC_60559__ 2INT_FAST64_MIN__USFRACT_IBIT__ 0__LDBL_EPSILON__ 2.2204460492503131e-16L__FLT64_EPSILON__ 2.2204460492503131e-16F64FSMC_BTR_ADDSET (1 << 0)__USFRACT_MIN__ 0.0UHR__ARM_NEON__UINT8_MAX__ 0xff__LDBL_MAX_EXP__ 1024FMC_SDCMR_MRD_SHIFT 9LIBOPENCM3_MEMORYMAP_H PERIPH_BASE_AHB4 0x58000000UFSMC_BTR_ADDHLD (1 << 4)__DBL_HAS_DENORM__ 1FMC_SDTR(x) MMIO32(FSMC_BASE + 0x148 + 4 * (x))FSMC_PCR3 FSMC_PCR(2)TIM14_BASE 0x40002000U__DA_FBIT__ 31long long int__GXX_ABI_VERSION 1017__INT_LEAST16_MAX__ 0x7fff__FLT_DENORM_MIN__ 1.4012984643248171e-45F__ULLACCUM_EPSILON__ 0x1P-32ULLKINT_LEAST8_MAX __INT_LEAST8_MAX__UART4_BASE 0x40004C00U__UINT32_C(c) c ## UL__UACCUM_MIN__ 0.0UKFMC_SDCMR_MODE_SELF_REFRESH 5__FLT_EPSILON__ 1.1920928955078125e-7FFSMC_BTR_ACCMODx(x) (((x) & 0x03) << 28)../common/fmc_common_f47.cFMC_SDCR_MWID_16b (1 << FMC_SDCR_MWID_SHIFT)__ARM_ARCH_ISA_THUMBFSMC_BANK1_BASE 0x60000000U__ARM_FEATURE_MATMUL_INT8FMC_SDCR_NB4 (1 << 6)LIBOPENCM3_CM3_MEMORYMAP_H __GCC_ATOMIC_SHORT_LOCK_FREE 2DMAMUX2_BASE 0x58025800U__USACCUM_FBIT__ 8__GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1__LACCUM_FBIT__ 31SCS_BASE (PPBI_BASE + 0xE000)FMC_SDRTR_COUNT_SHIFT 1FMC_SDCR2 FMC_SDCR(1)__FLT32_HAS_QUIET_NAN__ 1SWPMI_BASE 0x40008800U__LDBL_HAS_INFINITY__ 1FSMC_PMEM_MEMSETX (1 << 0)FMC_SDSR_MODE_NORMAL 0__TA_FBIT__ 63UINT16_MAX __UINT16_MAX__MMIO8(addr) (*(volatile uint8_t *)(addr))__FLT32X_MAX_10_EXP__ 308__ARM_ARCH_EXT_IDIV__ 1bool _BoolFSMC_BTR_ACCMOD (1 << 28)UINTMAX_MAX __UINTMAX_MAX____SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)FMC_SDCMR_MODE_MASK 7FSMC_PMEM4 FSMC_PMEM(3)__UINT_LEAST8_MAX__ 0xffLPTIM5_BASE 0x58003000UBBIO_SRAM(addr,bit) MMIO32((((uint32_t)addr) & 0x0FFFFF) * 32 + 0x22000000 + (bit) * 4)INT16_MAX __INT16_MAX__FMC_SDRTR_CRE (1 << 0)__FP_FAST_FMAF 1__FLT32X_IS_IEC_60559__ 2RTC_BASE 0x58004000UFMC_SDCMR_MODE_SHIFT 0LIBOPENCM3_DEPRECATED(x) __attribute__((deprecated(x)))UINT32_MAX__INT_LEAST16_WIDTH__ 16__DEC_EVAL_METHOD__ 2__ARM_FEATURE_FP16_FMLFSMC_ECCR_ECCX (1 << 0)FMC_BANK5_BASE 0xa0000000U__USFRACT_EPSILON__ 0x1P-8UHRsdram_timingSDRAM_MODE_BURST_TYPE_INTERLEAVED ((uint16_t)0x0008)__USFRACT_FBIT__ 8CORESIGHT_LSR_SLI (1<<0)FSMC_BWTR_DATAST (1 << 8)__USER_LABEL_PREFIX__ __UINT64_MAX__ 0xffffffffffffffffULLINT_FAST8_MININT_FAST8_MAX __INT_FAST8_MAX__TIM2_BASE 0x40000000U__UINT32_MAX__ 0xffffffffULUSART2_BASE 0x40004400U__INT_LEAST8_MAX__ 0x7f__GCC_ATOMIC_POINTER_LOCK_FREE 2__ARM_FEATURE_QBIT 1__ARM_FEATURE_CLZ 1__ATOMIC_ACQUIRE 2__ARM_FEATURE_COMPLEXQUADSPI_BASE 0x52005000UTIM12_BASE 0x40001800UFSMC_PCR4 FSMC_PCR(3)__ARM_SIZEOF_WCHAR_T 4__FLT32X_MAX_EXP__ 1024FMC_SDTR_TMRD_SHIFT 0FMC_SDCR_SDCLK_DISABLE (0 << FMC_SDCR_SDCLK_SHIFT)__UINT_LEAST32_MAX__ 0xffffffffULPERIPH_BASE 0x40000000U__DBL_EPSILON__ ((double)2.2204460492503131e-16L)INT_FAST8_MIN (-INT_FAST8_MAX - 1)__LFRACT_MIN__ (-0.5LR-0.5LR)__INT_LEAST64_WIDTH__ 64__FLT_HAS_INFINITY__ 1sdram_command__ACCUM_MAX__ 0X7FFFFFFFP-15KDBGMCU_BASE 0x5C001000U__INT8_MAX__ 0x7fBIT14 (1<<14)FSMC_BWTR_ADDSET (1 << 0)__GCC_HAVE_DWARF2_CFI_ASM 1__ARM_FEATURE_CRC32__SFRACT_MIN__ (-0.5HR-0.5HR)long unsigned int__SA_IBIT__ 16__SHRT_WIDTH__ 16BIT20 (1<<20)__ARM_FEATURE_MVE__GCC_IEC_559_COMPLEX 2FSMC_BTR_DATLATx(x) (((x) & 0x0f) << 24)__ARM_FP16_FORMAT_IEEE__UINT16_TYPE__ short unsigned intFMC_SDRTR_REIE (1 << 14)LPTIM3_BASE 0x58002800UFMC_SDCR_NC_8 (0 << FMC_SDCR_NC_SHIFT)FMC_SDSR MMIO32(FSMC_BASE + (uint32_t) 0x158)FSMC_BCR_WAITCFG (1 << 11)UINT_LEAST16_MAX __UINT_LEAST16_MAX__GPIO_PORT_G_BASE 0x58021800UINT_FAST32_MIN__FLT_EVAL_METHOD_TS_18661_3__ 0__SCHAR_WIDTH__ 8LTDC_BASE 0x50001000UBIT18 (1<<18)UINT_FAST16_MAXFSMC_BWTR_ADDHLD (1 << 4)__UINT_FAST8_TYPE__ unsigned intSDRAM_MODE_BURST_LENGTH_2 ((uint16_t)0x0001)__LLACCUM_IBIT__ 32__FRACT_EPSILON__ 0x1P-15RFMC_BASE 0x52004000UBIT24 (1<<24)__UTQ_FBIT__ 128__INT32_MAX__ 0x7fffffffLtxsrUINTMAX_MAXFSMC_SR_ILEN (1 << 4)BIT30 (1<<30)__INT_LEAST64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_BF16_VECTOR_ARITHMETICPPBI_BASE (0xE0000000U)__FLT32_MANT_DIG__ 24FSMC_PATT_ATTHOLDX (1 << 16)INT_LEAST8_MAX__FLT32_DENORM_MIN__ 1.4012984643248171e-45F32FMC_SDCR_RPIPE_NONE (0 << FMC_SDCR_RPIPE_SHIFT)DMA2_BASE 0x40020400U__UINT_LEAST64_TYPE__ long long unsigned intWCHAR_MIN __WCHAR_MIN__INT8_MAX __INT8_MAX__BIT28 (1<<28)TIM13_BASE 0x40001C00U__GCC_ATOMIC_CHAR16_T_LOCK_FREE 2SDRAM_MODE_BURST_TYPE_SEQUENTIAL ((uint16_t)0x0000)USART3_BASE 0x40004800U__DBL_MAX_EXP__ 1024DCMI_BASE 0x48020000UUINT_FAST8_MAX__FLT_MANT_DIG__ 24FSMC_BTR_CLKDIV (1 << 20)__UDQ_IBIT__ 0FMC_SDCR_CAS_2CYC (2 << FMC_SDCR_CAS_SHIFT)__OPTIMIZE_SIZE__ 1__OPTIMIZE__ 1__FLT64_NORM_MAX__ 1.7976931348623157e+308F64FSMC_PIO4_IOHIZX (1 << 24)UINTPTR_MAXFSMC_BCR3 FSMC_BCR(2)__LDBL_DENORM_MIN__ 4.9406564584124654e-324L__INT64_MAX__ 0x7fffffffffffffffLL__ARM_FEATURE_SAT 1PERIPH_BASE_AHB2 0x48020000U__ULLFRACT_IBIT__ 0MMIO16(addr) (*(volatile uint16_t *)(addr))LIBOPENCM3_H7_FMC_H __GNUC__ 12FSMC_BANK2_BASE 0x70000000UWCHAR_MAXTIM8_BASE 0x40010400UFSMC_SR2 FSMC_SR(1)__LONG_WIDTH__ 32__FLT_MAX__ 3.4028234663852886e+38FINT32_MAX __INT32_MAX____UACCUM_FBIT__ 16__UFRACT_EPSILON__ 0x1P-16UR__WCHAR_MIN__ 0UFMC_SDSR_BUSY (1 << 5)__UQQ_IBIT__ 0CORESIGHT_LSR_OFFSET 0xfb4TIM16_BASE 0x40014400U__GCC_ATOMIC_LONG_LOCK_FREE 2__ULACCUM_MIN__ 0.0ULKbankSDRAM_CLK_CONF__LDBL_MAX__ 1.7976931348623157e+308L__ARM_ARCH 7__FLT_RADIX__ 2BIT3 (1<<3)DMA1_BASE 0x40020000UCORESIGHT_LAR_KEY 0xC5ACCE55FSMC_PCR(x) MMIO32(FSMC_BASE + 0x40 + 0x20 * (x))__ARM_FEATURE_CMSEINT16_MAXINTPTR_MAX__LDBL_HAS_QUIET_NAN__ 1FSMC_BTR_ADDHLDx(x) (((x) & 0x0f) << 4)__LONG_LONG_WIDTH__ 64BIT6 (1<<6)LPTIM1_BASE 0x40002400UGPIO_PORT_C_BASE 0x58020800UFSMC_BWTR4 FSMC_BWTR(3)__UINT_FAST64_MAX__ 0xffffffffffffffffULL__ARM_FP__HA_IBIT__ 8__INTPTR_WIDTH__ 32__GCC_ATOMIC_LLONG_LOCK_FREE 1BIT9 (1<<9)__FLT32X_MIN__ 2.2250738585072014e-308F32xINTMAX_MAX __INTMAX_MAX____FLT64_MAX_EXP__ 1024UINT16_MAXtmp_regHRTIM_BASE 0x40017400UFSMC_PMEM_MEMWAITX (1 << 8)__INTMAX_C(c) c ## LLCHROMART_BASE 0x52001000U__ARM_ARCH_PROFILE__INT64_TYPE__ long long int__LFRACT_FBIT__ 31__CHAR_BIT__ 8__SIZEOF_WCHAR_T__ 4FSMC_PATT3 FSMC_PATT(2)FSMC_BTR_BUSTURN (1 << 16)__UFRACT_MAX__ 0XFFFFP-16URFMC_SDSR_MODE_SELF_REFRESH 1INT64_MAXFPB_BASE (PPBI_BASE + 0x2000)FSMC_BCR_ASYNCWAIT (1 << 15)FSMC_PATT2 FSMC_PATT(1)INT_FAST64_MIN (-INT_FAST64_MAX - 1)__SFRACT_IBIT__ 0__INT_LEAST32_MAX__ 0x7fffffffLTIM15_BASE 0x40014000UFSMC_BCR_CCLKEN BIT20__BYTE_ORDER__ __ORDER_LITTLE_ENDIAN____FLT32_EPSILON__ 1.1920928955078125e-7F32__ARM_NEON_FPINTPTR_MIN (-INTPTR_MAX - 1)UINT_FAST64_MAX __UINT_FAST64_MAX__SPDIFRX1_BASE 0x40004000UTIM4_BASE 0x40000800UID_BASE (SCS_BASE + 0x0FD0)SYS_TICK_BASE (SCS_BASE + 0x0010)DMAMUX1_BASE 0x40020800UUSART6_BASE 0x40011400USDRAM_LOAD_MODE__ATOMIC_RELEASE 3__UDQ_FBIT__ 64INT16_MIN (-INT16_MAX - 1)FMC_SDCR_RPIPE_2CLK (2 << FMC_SDCR_RPIPE_SHIFT)DAC_BASE 0x40007400UFMC_SDTR_TXSR_MASK (15 << FMC_SDTR_TXSR_SHIFT)__LDBL_MAX_10_EXP__ 308FSMC_BWTR2 FSMC_BWTR(1)FSMC_BANK3_BASE 0x80000000UFSMC_BANK4_BASE 0x90000000UI2C2_BASE 0x40005800U__INT_FAST32_TYPE__ intGPV_BASE 0x51000000UFMC_SDCR_MWID_8b (0 << FMC_SDCR_MWID_SHIFT)__FLT32_NORM_MAX__ 3.4028234663852886e+38F32unsigned int__LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK__FLT_MIN_EXP__ (-125)__FLT64_HAS_QUIET_NAN__ 1__USACCUM_IBIT__ 8FMC_SDCR1 FMC_SDCR(0)ITM_BASE (PPBI_BASE + 0x0000)FSMC_BCR_BURSTEN (1 << 8)__FLT64_HAS_DENORM__ 1__FLT_DIG__ 6__UACCUM_EPSILON__ 0x1P-16UK__FP_FAST_FMAL 1SDMMC1_BASE 0x52007000U__FLT_EVAL_METHOD__ 0FSMC_BCR_FMCEN BIT31FMC_SDCMR_MODE_AUTO_REFRESH 3__SCHAR_MAX__ 0x7fINT_LEAST32_MIN__INT_FAST8_WIDTH__ 32__ARM_FEATURE_LDREXFSMC_BTx_ACCMOD_B (1)__UQQ_FBIT__ 8INT16_C__ARM_FP16_ARGS__UACCUM_MAX__ 0XFFFFFFFFP-16UK__GCC_IEC_559 2INT_LEAST8_MIN (-INT_LEAST8_MAX - 1)INT_LEAST16_MAX __INT_LEAST16_MAX____LFRACT_MAX__ 0X7FFFFFFFP-31LR__SIZEOF_PTRDIFF_T__ 4__STDC__ 1FSMC_BCR_MBKEN (1 << 0)__ARM_FEATURE_IDIV 1__FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN____UINT8_TYPE__ unsigned char__ARM_FEATURE_COPROC 15FSMC_PIO4_IOWAITX (1 << 8)CAN_CCU_BASE 0x4000A800UUINT64_MAX __UINT64_MAX____GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"INT8_MINtrue 1__USA_FBIT__ 16UINTMAX_C(c) __UINTMAX_C(c)SDRAM_MODE_BURST_LENGTH_8 ((uint16_t)0x0004)__LDBL_MIN_10_EXP__ (-307)INT_LEAST16_MIN (-INT_LEAST16_MAX - 1)__FLT_HAS_QUIET_NAN__ 1__GCC_ATOMIC_CHAR_LOCK_FREE 2FSMC_PCR_PBKEN (1 << 2)__LFRACT_EPSILON__ 0x1P-31LRFLASH_MEM_INTERFACE_BASE 0x52002000UFMC_SDCR_CAS_3CYC (3 << FMC_SDCR_CAS_SHIFT)__FP_FAST_FMAF32x 1FMC_SDCR(x) MMIO32(FSMC_BASE + 0x140 + 4 * (x))__ARM_SIZEOF_MINIMAL_ENUM 1UINT_FAST8_MAX __UINT_FAST8_MAX__I2C3_BASE 0x40005C00U__FLT32X_NORM_MAX__ 1.7976931348623157e+308F32xSPI5_BASE 0x40015000U__arm__ 1FMC_SDCR_NR_12 (1 << FMC_SDCR_NR_SHIFT)__FLT32_MIN_10_EXP__ (-37)ETHERNET_MAC_BASE 0x40028000UMMIO64(addr) (*(volatile uint64_t *)(addr))__ARM_FP16_FORMAT_ALTERNATIVEFSMC_PCR_TAR (1 << 13)__LDBL_NORM_MAX__ 1.7976931348623157e+308LINTPTR_MINFMC_SDCR_RBURST (1 << 12)__BIGGEST_ALIGNMENT__ 8FMC_SDCR_SDCLK_3HCLK (3 << FMC_SDCR_SDCLK_SHIFT)__TA_IBIT__ 64GPIO_PORT_F_BASE 0x58021400UPERIPH_BASE_AHB1 0x40020000U__ARM_FEATURE_QRDMX__ARM_ARCH_ISA_THUMB 2__LONG_LONG_MAX__ 0x7fffffffffffffffLL__WINT_WIDTH__ 32SIG_ATOMIC_MAX __SIG_ATOMIC_MAX__FSMC_PATT_ATTHIZX (1 << 24)STIR_BASE (SCS_BASE + 0x0F00)UINT_LEAST16_MAX__UFRACT_IBIT__ 0__ARM_32BIT_STATE 1FSMC_PATT_ATTSETX (1 << 0)_GCC_STDINT_H __INT8_C(c) c__LFRACT_IBIT__ 0SIG_ATOMIC_MIN __SIG_ATOMIC_MIN____SIZEOF_INT__ 4INT_LEAST64_MIN (-INT_LEAST64_MAX - 1)__DBL_MIN_EXP__ (-1021)__LDBL_HAS_DENORM__ 1FSMC_ECCR3 FSMC_ECCR(2)INT_FAST32_MIN (-INT_FAST32_MAX - 1)FSMC_PATT4 FSMC_PATT(3)__FLT32_DIG__ 6INT_LEAST16_MAXFMC_SDCR_NR_13 (2 << FMC_SDCR_NR_SHIFT)BIT15 (1<<15)/build/libopencm3/lib/stm32/h7GPIO_PORT_K_BASE 0x58022800Ufmc_sdram_bankBIT21 (1<<21)__HAVE_SPECULATION_SAFE_VALUE 1__SACCUM_FBIT__ 7__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1INT32_MAXUART5_BASE 0x40005000U__ACCUM_MIN__ (-0X1P15K-0X1P15K)FMC_SDCR_NC_SHIFT 0__ARM_FEATURE_CRYPTOSDRAM_BANK1SDRAM_BANK2__INT_LEAST32_TYPE__ long intBIT19 (1<<19)__UINT_LEAST64_MAX__ 0xffffffffffffffffULL__DBL_DECIMAL_DIG__ 17__FRACT_IBIT__ 0UINT_LEAST64_MAX__FLT64_IS_IEC_60559__ 2BIT25 (1<<25)__ORDER_LITTLE_ENDIAN__ 1234__FLT_NORM_MAX__ 3.4028234663852886e+38Flong long unsigned int__FLT_MIN_10_EXP__ (-37)BIT31 (1<<31)__ULACCUM_IBIT__ 32__SHRT_MAX__ 0x7fff__LDBL_IS_IEC_60559__ 2FSMC_BCR2 FSMC_BCR(1)__PTRDIFF_TYPE__ int__APCS_32__ 1__WINT_MAX__ 0xffffffffUINT_LEAST64_MAX__SACCUM_IBIT__ 8__DQ_FBIT__ 63__UHQ_IBIT__ 0FSMC_BCR_WREN (1 << 12)INT_LEAST8_MINBIT29 (1<<29)OPAMP_BASE 0x40009000U__INT_FAST16_TYPE__ intFSMC_BCR_WRAPMOD (1 << 10)INT64_C__ULFRACT_MAX__ 0XFFFFFFFFP-32ULR__UINT_LEAST16_TYPE__ short unsigned int__LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK__CHAR16_TYPE__ short unsigned int__FLT32X_DIG__ 15FSMC_PMEM_MEMHIZX (1 << 24)FMC_SDCMR_MRD_MASK (0x1fff << FMC_SDCMR_MRD_SHIFT)GPIO_PORT_J_BASE 0x58022400U__FINITE_MATH_ONLY__ 0SAI1_BASE 0x40015800UFMC_SDTR_TMRD_MASK (15 << FMC_SDTR_TMRD_SHIFT)PTRDIFF_MAX __PTRDIFF_MAX____SIZEOF_SHORT__ 2FMC_SDCR_SDCLK_MASK (3 << FMC_SDCR_SDCLK_SHIFT)__ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULKUINT_FAST32_MAX __UINT_FAST32_MAX____ULFRACT_MIN__ 0.0ULRFMC_SDCMR_CTB1 (1 << 4)__DQ_IBIT__ 0__ARM_BF16_FORMAT_ALTERNATIVE__INT32_TYPE__ long inttmrdWCHAR_MINFMC_SDSR_MODE_POWER_DOWN 2FMC_SDCMR_MODE_NORMAL 0BEGIN_DECLS SYSCFG_BASE 0x58000400UFSMC_PCR_PTYP (1 << 3)__ARM_FP 14FSMC_PMEM2 FSMC_PMEM(1)__UTQ_IBIT__ 0INT_FAST32_MAX __INT_FAST32_MAX____SA_FBIT__ 15__FLT32X_MAX__ 1.7976931348623157e+308F32x__ARM_EABI__ 1INT16_MIN__ELF__ 1__FLT_IS_IEC_60559__ 2__THUMBEL__ 1DELAY_QSPI_BASE 0x52006000URNG_BASE 0x48021800U__ARM_FEATURE_DSP 1FMC_SDTR_TRAS_MASK (15 << FMC_SDTR_TRAS_SHIFT)__QQ_IBIT__ 0GPIO_PORT_I_BASE 0x58022000UHASH_BASE 0x48021400UIWDG1_BASE 0x58004800U__UINTMAX_TYPE__ long long unsigned int__USQ_IBIT__ 0HDMI_CEC_BASE 0x40006C00U__UINT_LEAST32_TYPE__ long unsigned int__ARM_FEATURE_NUMERIC_MAXMIN__INTMAX_TYPE__ long long intFSMC_BCR_MTYP (1 << 2)__GCC_ATOMIC_INT_LOCK_FREE 2FSMC_ECCR(x) MMIO32(FSMC_BASE + 0x54 + 0x20 * (x))ADC1_ADC2_BASE 0x40022000UFSMC_PCR2 FSMC_PCR(1)INTMAX_MAX__ARM_ARCH_7EM__ 1__ARM_FEATURE_FP16_SCALAR_ARITHMETICFMC_SDCR_DNC_MASK (FMC_SDCR_SDCLK_MASK | FMC_SDCR_RPIPE_MASK | FMC_SDCR_RBURST)__USACCUM_EPSILON__ 0x1P-8UHK__DBL_HAS_QUIET_NAN__ 1FSMC_PIO4 MMIO32(FSMC_BASE + 0xb0)__LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLRINT32_CTIM6_BASE 0x40001000UFSMC_BTR_CLKDIVx(x) (((x) & 0x0f) << 20)INT64_MIN__SACCUM_MAX__ 0X7FFFP-7HK__INTPTR_TYPE__ intUINT8_C__UINTPTR_TYPE__ unsigned intBDMA_BASE 0x58025400U__DBL_NORM_MAX__ ((double)1.7976931348623157e+308L)UINT16_C__REGISTER_PREFIX__ __FLT32_MAX__ 3.4028234663852886e+38F32__DBL_DIG__ 15__ULFRACT_EPSILON__ 0x1P-32ULRFMC_SDCMR_NRFS_SHIFT 5FMC_SDCR_RPIPE_MASK (3 << FMC_SDCR_RPIPE_SHIFT)__SIZEOF_SIZE_T__ 4FSMC_BCR_MUXEN (1 << 1)__UINT64_TYPE__ long long unsigned int__ARM_ARCH_PROFILE 77FSMC_SR_IRS (1 << 0)TPIU_BASE (PPBI_BASE + 0x40000)UART7_BASE 0x40007800U__LDBL_MIN__ 2.2250738585072014e-308LFMC_SDRTR_COUNT_MASK (0x1fff << FMC_SDRTR_COUNT_SHIFT)__ARM_FEATURE_CDE__ACCUM_IBIT__ 16FSMC_PCR_ECCEN (1 << 6)FMC_SDCMR_MODE_POWER_DOWN 6CORESIGHT_LAR_OFFSET 0xfb0FMC_SDTR_TRC_SHIFT 12short intFMC_SDCMR_NRFS_MASK (15 << FMC_SDCMR_NRFS_SHIFT)__UFRACT_FBIT__ 16__UINT16_C(c) c__UDA_IBIT__ 32FMC_SDSR_MODE2_SHIFT 3UINT_LEAST32_MAXMDMA_BASE 0x52000000USDMMC2_BASE 0x48022400UBIT2 (1<<2)__ATOMIC_RELAXED 0__ARM_FEATURE_COPROCSDRAM_MODE_WRITEBURST_MODE_PROGRAMMED ((uint16_t)0x0000)__FLT64_MIN__ 2.2250738585072014e-308F64__DBL_HAS_INFINITY__ 1UINT_LEAST64_MAX __UINT_LEAST64_MAX____SIG_ATOMIC_MAX__ 0x7fffffffUINT_LEAST32_MAX __UINT_LEAST32_MAX____FLT64_MANT_DIG__ 53FSMC_BASE FMC_BASEFSMC_BWTR3 FSMC_BWTR(2)TIM7_BASE 0x40001400UBIT5 (1<<5)BIT1 (1<<1)INT8_CINT_LEAST32_MAX__USES_INITFINI__ 1DFSDM1_BASE 0x40017000UFSMC_BCR_FACCEN (1 << 6)BIT8 (1<<8)USART1_BASE 0x40011000UINT16_C(c) __INT16_C(c)FSMC_BCR_WAITEN (1 << 13)GPIO_PORT_E_BASE 0x58021000UCRYPTO_BASE 0x48021000U__INT16_MAX__ 0x7fff__INT_WIDTH__ 32__ARM_FEATURE_SIMD32 1FSMC_ECCR2 FSMC_ECCR(1)SPI1_BASE 0x40013000U__QQ_FBIT__ 7MDIOS_BASE 0x40009400U__SIG_ATOMIC_WIDTH__ 32SAI4_BASE 0x58005400UFSMC_BCR_WFDIS BIT21WWDG1_BASE 0x50003000U__UTA_IBIT__ 64__ULLACCUM_IBIT__ 32FSMC_BTR_BUSTURNx(x) (((x) & 0x0f) << 16)FSMC_PCR_PWAITEN (1 << 1)__ULLFRACT_EPSILON__ 0x1P-64ULLRfalse 0FSMC_BWTR_DATLAT (1 << 24)__SIZEOF_WINT_T__ 4__ARM_FEATURE_UNALIGNED 1__GXX_TYPEINFO_EQUALITY_INLINE 0__LDBL_DECIMAL_DIG__ 17__LACCUM_MIN__ (-0X1P31LK-0X1P31LK)__INT_FAST8_MAX__ 0x7fffffff__FLT32_HAS_DENORM__ 1__FLT32X_HAS_DENORM__ 1GPIO_PORT_B_BASE 0x58020400U__INT_FAST32_WIDTH__ 32SAI2_BASE 0x40015C00USDRAM_BOTH_BANKS__ARM_ASM_SYNTAX_UNIFIED__ 1SPI6_BASE 0x58001400UFMC_SDCR_RPIPE_SHIFT 13SPI2_BASE 0x40003800U__UINT32_TYPE__ long unsigned intINTPTR_MAX __INTPTR_MAX____ARM_FEATURE_DOTPROD__ARM_PCS_VFP 1__ULLFRACT_MIN__ 0.0ULLR_STDBOOL_H INT_LEAST64_MIN__GCC_CONSTRUCTIVE_SIZE 64__LLFRACT_IBIT__ 0uint32_tBIT12 (1<<12)FMC_SDTR1 FMC_SDTR(0)MPU_BASE (SCS_BASE + 0x0D90)__SACCUM_EPSILON__ 0x1P-7HK__GCC_ASM_FLAG_OUTPUTS__ 1FMC_SDTR_TRAS_SHIFT 8GPIO_PORT_H_BASE 0x58021C00U__UINT_FAST16_TYPE__ unsigned int__UHA_IBIT__ 8DELAY_SDMMC1_BASE 0x52008000U__ACCUM_EPSILON__ 0x1P-15K__ULACCUM_EPSILON__ 0x1P-32ULKTIM3_BASE 0x40000400U__LDBL_DIG__ 15UINT64_C__SIZE_WIDTH__ 32SIG_ATOMIC_MAXFSMC_BCR4 FSMC_BCR(3)BIT16 (1<<16)__WINT_MIN__ 0UINT_LEAST16_MIN__FLT64_DIG__ 15UART8_BASE 0x40007C00UFMC_SDCR_NC_9 (1 << FMC_SDCR_NC_SHIFT)BIT22 (1<<22)__INT_LEAST8_WIDTH__ 8PERIPH_BASE_APB2 0x40010000U__INT_LEAST16_TYPE__ short intFSMC_SR_IREN (1 << 3)GPIO_PORT_A_BASE 0x58020000UFDCAN2_BASE 0x4000A400U__DBL_MAX__ ((double)1.7976931348623157e+308L)INT32_MIN__LLFRACT_FBIT__ 63__FLT32_HAS_INFINITY__ 1UINTMAX_CINT_FAST16_MAX __INT_FAST16_MAX____ARMEL__ 1FSMC_BTR(x) MMIO32(FSMC_BASE + 0x04 + 8 * (x))__HQ_FBIT__ 15__bool_true_false_are_defined 1BIT26 (1<<26)FSMC_PCR_PWID (1 << 4)__SIZE_MAX__ 0xffffffffUPOWER_CONTROL_BASE 0x58024800UFSMC_SR3 FSMC_SR(2)__ARM_ARCH__LONG_MAX__ 0x7fffffffLPERIPH_BASE_APB3 0x50000000UFSMC_PMEM(x) MMIO32(FSMC_BASE + 0x48 + 0x20 * (x))FMC_SDTR_TWR_MASK (15 << FMC_SDTR_TWR_SHIFT)FSMC_BWTR_ACCMOD (1 << 28)CRC_BASE 0x58024C00U__ARM_FEATURE_LDREX 7PTRDIFF_MAXFSMC_BCR(x) MMIO32(FSMC_BASE + 0x00 + 8 * (x))FMC_SDCR_WP_ENABLE (1 << 9)__LLFRACT_EPSILON__ 0x1P-63LLRFSMC_BCR_CBURSTRW (1 << 19)__SFRACT_MAX__ 0X7FP-7HR__FLT32X_MANT_DIG__ 53__WCHAR_WIDTH__ 32LIBOPENCM3_FMC_COMMON_F47_H WINT_MAXDELAY_SDMMC2_BASE 0x48022800U__INT16_C(c) cSDRAM_MODE_OPERATING_MODE_STANDARD ((uint16_t)0x0000)INT_FAST16_MIN (-INT_FAST16_MAX - 1)__DA_IBIT__ 32FMC_SDCMR_MODE_CLOCK_CONFIG_ENA 1__ATOMIC_ACQ_REL 4__HQ_IBIT__ 0__DBL_MIN_10_EXP__ (-307)FSMC_BWTR(x) MMIO32(FSMC_BASE + 0x104 + 8 * (x))FMC_SDCR_NB2 0FDCAN1_BASE 0x4000A000UFSMC_PMEM3 FSMC_PMEM(2)__INT_FAST16_MAX__ 0x7fffffffCOMP1_BASE 0x58003800UBIT11 (1<<11)UINT64_C(c) __UINT64_C(c)__UINT64_C(c) c ## ULL__UINTMAX_MAX__ 0xffffffffffffffffULL__DBL_MANT_DIG__ 53__ULFRACT_IBIT__ 0GPIO_PORT_D_BASE 0x58020C00UINT_FAST16_MAXITR_BASE (SCS_BASE + 0x0000)FSMC_PATT_ATTWAITX (1 << 8)__LLACCUM_FBIT__ 31__INT_MAX__ 0x7fffffff__INT_LEAST64_TYPE__ long long int__ARM_FEATURE_CDE_COPROC__ULLACCUM_MIN__ 0.0ULLKUINT32_CGCC: (15:12.2.rel1-1) 12.2.1 20221205 | NdDA1aeabi'7E-M M  "    \13'(!#%')+-/5!Hy Au  47  Ndfmc_common_f47.c$t$dCSWTCH.2wm4.0.229593fe694cf4afacfbf14dc4c5ff23wm4.stdint.h.29.6d480f4ba0f60596e88234283d42444fwm4.common.h.21.c9066c2f6b12c71b40226ea6107829a4wm4.stdbool.h.29.4a1c88fe569adb8d03217dd16982ca34wm4.common.h.67.5c568a1f62c8e726909b04e29f9e1fc0wm4.memorymap.h.21.8c90486dae5eea2d8efddd23fe5d09d9wm4.memorymap.h.26.4cc6d30d78c2a8d3e9b217f24760b237wm4.fmc_common_f47.h.36.d5f2c72335092a8184357e5f7e686378wm4.fmc.h.34.e4d51f3cbe77d907b98e3a49c307324awm4.fsmc.h.35.a4ab047bbca9c36d200f76cba3f831c8sdram_timingsdram_command\  "&-4;BIPUcjx} %+29HRVeinx|*F]z  %-3=FNT_gms  #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{ #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{ #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !'-39?EKQW]ciou{     # ) / 5 ; A G M S Y _ e k q w }                            % + 1 7 = C I O U [ a g m s y             #)/5;AGMSY_ekqx  '.5<CJQX_fmt{#*18?FMT[bipw~ &-4;BI   #)/5;AGMSY_ekqw} #)/5;AGMSY_ekq #)/5;AGMSY_ekqw} %+17=CIOU[agmsy !(/6=DKRY`gnu| #)/5;AGMSY_ekqw} ")07>ELSZahov} %,3:AHOV]dkry  #)/5;AGMSY_ekqw} &-4;BIPW^elsz ")07>ELSZahov}s!$!(.symtab.strtab.shstrtab.text.data.bss.text.sdram_timing.rel.text.sdram_command.rodata.CSWTCH.2.rel.debug_info.debug_abbrev.rel.debug_loclists.rel.debug_aranges.rel.debug_rnglists.rel.debug_macro.rel.debug_line.debug_str.comment.rel.debug_frame.ARM.attributes.group4 8"@ 8#L 8$X 8%d 8&p 8'| 8( 8) 8* 8+!',NCd? @P8W`lch @X8xNc @ 88 ( @X8?  @p8X z @x8  @P8N @H8 @ 8!" @@(8# @h08%v @8'| @08)C @8+ @Ȭ 8- @H8/"X @0810$d0'8 @@ 85pT298 (&`